- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11027 > LTC1569CS8-7 (Linear Technology)IC FILTER 10TH ORDR LOWPASS8SOIC PDF資料下載
參數(shù)資料
| 型號： | LTC1569CS8-7 |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 8/12頁 |
| 文件大小： | 0K |
| 描述： | IC FILTER 10TH ORDR LOWPASS8SOIC |
| 標(biāo)準(zhǔn)包裝： | 100 |
| 濾波器類型： | 線性相位，低通開關(guān)電容器 |
| 頻率 - 截止或中心： | 300kHz |
| 濾波器數(shù)： | 1 |
| 濾波器階數(shù)： | 10th |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 管件 |
5
LTC1569-7
PIN FUNCTIONS
UU
U
IN +/IN – (Pins 1, 2): Signals can be applied to either or
both input pins. The DC gain from IN + (Pin 1) to OUT
(Pin 8) is 1.0, and the DC gain from Pin 2 to Pin 8 is –1. The
input range, input resistance and output range are de-
scribed in the Applications Information section. Input
voltages which exceed the power supply voltages should
be avoided. Transients will not cause latchup if the current
into/out of the input pins is limited to 20mA.
GND (Pin 3): The GND pin is the reference voltage for the
filter and should be externally biased to 2V (1.11V) to
maximize the dynamic range of the filter in applications
using a single 5V (3V) supply. For single supply operation,
the GND pin should be bypassed with a quality 1
F
ceramic capacitor to V – (Pin 4). The impedance of the
circuit biasing the GND pin should be less than 2k
as the
GND pin generates a small amount of AC and DC current.
For dual supply operation, connect Pin 3 to a high quality
DC ground. A ground plane should be used. A poor ground
will increase DC offset, clock feedthrough, noise and
distortion.
V –/V + (Pins 4, 7): For 3V, 5V and
±5V applications a
quality 1
F ceramic bypass capacitor is required from V+
(Pin 7) to V – (Pin 4) to provide the transient energy for the
internal clock drivers. The bypass should be as close as
possible to the IC. In dual supply applications (Pin 3 is
grounded), an additional 0.1
F bypass from V+ (Pin 7) to
GND (Pin 3) and V – (Pin 4) to GND (Pin 3) is recom-
mended.
The maximum voltage difference between GND (Pin 3) and
V + (Pin 7) should not exceed 5.5V.
DIV/CLK (Pin 5): DIV/CLK serves two functions. When the
internal oscillator is enabled, DIV/CLK can be used to
engage an internal divider. The internal divider is set to 1:1
when DIV/CLK is shorted to V – (Pin 4). The internal divider
is set to 4:1 when DIV/CLK is allowed to float (a 100pF
bypass to V – is recommended). The internal divider is set
to 16:1 when DIV/CLK is shorted to V + (Pin 7). In the
divide-by-4 and divide-by-16 modes the power supply
current is reduced by typically 60%.
When the internal oscillator is disabled (RX shorted
to V –) DIV/CLK becomes an input pin for applying an
external clock signal. For proper filter operation, the clock
waveform should be a squarewave with a duty cycle as
close as possible to 50% and CMOS voltages levels (see
Electrical Characteristics section for voltage levels). DIV/
CLK pin voltages which exceed the power supply voltages
should be avoided. Transients will not cause latchup if the
fault current into/out of the DIV/CLK pin is limited to 40mA.
RX (Pin 6): Connecting an external resistor between the RX
pin and V + (Pin 7) enables the internal oscillator. The value
of the resistor determines the frequency of oscillation. The
maximum recommended resistor value is 40k and the
minimum is 3.8k/8k (single 5V/3V supply). The internal
oscillator is disabled by shorting the RX pin to V – (Pin 4).
(Please refer to the Applications Information section.)
OUT (Pin 8): Filter Output. This pin can drive 10k
and/or
40pF loads. For larger capacitive loads, an external 100
series resistor is recommended. The output pin can ex-
ceed the power supply voltages by up to
±2V without
latchup.
BLOCK DIAGRA
W
10TH ORDER
LINEAR PHASE
FILTER NETWORK
POWER
CONTROL
DIVIDER/
BUFFER
REXT
PRECISION
OSCILLATOR
5
6
7
8
4
3
2
1
OUT
V+
RX
DIV/CLK
IN+
IN–
GND
V–
1569-7 BD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B02-IY-F4 | CONVERTER MOD DC/DC 15V 50W |
| LTC1065IN8 | IC FILTR 5TH ORDR LOWPASS 8-DIP |
| LTC1065CSW#TRPBF | IC FILTR 5TH ORDR LOWPASS 16SOIC |
| LTC1065CSW#TR | IC FILTER LP 5TH ORD LIN 16SOIC |
| VE-B01-IY-F4 | CONVERTER MOD DC/DC 12V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1569CS8-7#PBF | 功能描述:IC FILTER 10TH ORDR LOWPASS8SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 濾波器 - 有源 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 濾波器類型:連續(xù)時間，帶通低通 頻率 - 截止或中心:150kHz 濾波器數(shù):4 濾波器階數(shù):8th 電源電壓:4.74 V ~ 11 V，±2.37 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) |
| LTC1569CS8-7#TR | 功能描述:IC FILTER LP 10TH ORD LIN 8SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 濾波器 - 有源 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 濾波器類型:連續(xù)時間，帶通低通 頻率 - 截止或中心:150kHz 濾波器數(shù):4 濾波器階數(shù):8th 電源電壓:4.74 V ~ 11 V，±2.37 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) |
| LTC1569CS8-7#TRPBF | 功能描述:IC FILTER 10TH ORDR LOWPASS8SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 濾波器 - 有源 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 濾波器類型:連續(xù)時間，帶通低通 頻率 - 截止或中心:150kHz 濾波器數(shù):4 濾波器階數(shù):8th 電源電壓:4.74 V ~ 11 V，±2.37 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) |
| LTC1569CS8-7PBF | 制造商:Linear Technology 功能描述:Active Filter Low Pass 10th 300kHz SOIC8 |
| LTC1569IS8-6 | 功能描述:IC FILTER 10TH ORDR LOWPASS8SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 濾波器 - 有源 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 濾波器類型:連續(xù)時間，帶通低通 頻率 - 截止或中心:150kHz 濾波器數(shù):4 濾波器階數(shù):8th 電源電壓:4.74 V ~ 11 V，±2.37 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。