- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377760 > LTC1668CG (LINEAR TECHNOLOGY CORP) Replaced by TLV5617A : 10-Bit Dual DAC 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | LTC1668CG |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | DAC |
| 英文描述： | Replaced by TLV5617A : 10-Bit Dual DAC 8-SOIC |
| 中文描述： | PARALLEL, WORD INPUT LOADING, 0.02 us SETTLING TIME, 16-BIT DAC, PDSO28 |
| 封裝： | 5.30 MM, PLASTIC, SSOP-28 |
| 文件頁數(shù)： | 7/16頁 |
| 文件大?。?/td> | 728K |
| 代理商： | LTC1668CG |
7
LTC1668
APPLICATIOU
Substituting the values found earlier for I
OUT A
, I
OUT B
and
I
OUTFS
:
V
DIFF
= {2 DAC Code – 65535)/65536} 8
(R
LOAD
/R
SET
) (V
REF
)
From these equations some of the advantages of differen-
tial mode operation can be seen. First, any common mode
noise or error on I
OUT A
and I
OUT B
is cancelled. Second, the
signal power is twice as large as in the single-ended case.
Third, any errors and noise that multiply times I
OUT A
and
I
OUT B
, such as reference or I
OUTFS
noise, cancel near
midscale, where AC signal waveforms tend to spend the
most time. Fourth, this transfer function is bipolar; e.g. the
output swings positive and negative around a zero output
at mid-scale input, which is more convenient for AC
applications.
Note that the term (R
LOAD
/R
SET
) appears in both the
differential and single-ended transfer functions. This means
that the Gain Error of the DAC depends on the ratio of
R
LOAD
to R
SET
, and the Gain Error tempco is affected by the
temperature tracking of R
LOAD
with R
SET
. Note also that
the absolute tempco of R
LOAD
is very critical for DC
nonlinearity. As the DAC output changes from 0mA to
10mA the R
LOAD
resistor will heat up slightly, and even a
very low tempco can produce enough INL bowing to be
significant at the 16-bit level. This effect disappears with
medium to high frequency AC signals due to the slow
thermal time constant of the load resistor.
W
U
U
(7)
Analog Outputs
The LTC1668 has two complementary current outputs,
I
OUT A
and I
OUT B
(see DAC Transfer Function). The output
impedance of I
OUT A
and I
OUT B
(R
IOUT A
and R
IOUT B
) is
typically 1.1k
to LADCOM. (See the Equivalent Analog
Output Circuit, Figure 1.) The LADCOM pin is the com-
mon connection for the internal DAC attenuator ladder. It
usually is tied to analog ground, but more generally it
should connect to the same potential as the lead resistors
on I
OUT A
and I
OUT B
. The LADCOM pin carries a constant
current to V
SS
of approximately 0.32 (I
OUTFS
), plus any
current that flows from I
OUT A
and I
OUT B
through the
R
IOUT A
and R
IOUT B
resistors.
The specified output compliance voltage range is
±
1V. The
DC linearity specifications, INL and DNL, are trimmed and
guaranteed on I
OUT A
into the virtual ground of an
I-to-V converter, but are typically very good over the full
output compliance range. Above 1V the output current will
start to increase as the DAC current steering switch
impedance decreases, degrading both DC and AC linear-
ity. Below –1V, the DAC switches will start to approach the
transition from saturation to linear region. This will de-
grade AC performance first, due to nonlinear capacitance
and increased glitch impulse. AC distortion performance
is optimal at amplitudes less than
±
0.5V
P-P
on I
OUT A
and
I
OUT B
due to nonlinear capacitance and other large-signal
effects. At first glance, it may seem counter-intuitive to
decrease the signal amplitude when trying to optimize
SFDR. However, the error sources that affect AC perfor-
mance generally behave as additive currents, so decreas-
ing the load impedance to reduce signal voltage amplitude
will reduce most spurious signals by the same amount.
The LTC1668 is specified to operate with full-scale output
current, I
OUTFS
, from the nominal 10mA down to 1mA.
This can be useful to reduce power dissipation or to adjust
full-scale value. However, that the LTC1668 DC and AC
accuracy is specified only at I
OUTFS
= 10mA, and DC and
AC accuracy will fall off significantly at lower I
OUTFS
values.
At I
OUTFS
= 1mA, INL and DNL typically degrade to the 14-
bit to 13-bit level, compared to 16-bit to 15-bit typical
accuracy at 10mA I
OUTFS
. Increasing I
OUTFS
from 1mA, the
20
19
23
18
R
IOUT B
1.1k
5pF
LTC1668
5pF
–5V
1668 F01
R
IOUT A
1.1k
LADCOM
I
OUT A
I
OUT B
V
SS
52.3
52.3
Figure 1. Equivalent Analog Output Circuit
相關PDF資料 |
PDF描述 |
|---|---|
| LTC1668I | Replaced by TLV5617A : 10-Bit Dual DAC 8-SOIC |
| LTC1669 | Replaced by TLV5617A : 10-Bit, 2.5 us Dual DAC, Serial Input, Pgrmable Settling Time, Simultaneous Update, Low Power 8-SOIC 0 to 70 |
| LTC1669-1CS5 | 10-Bit Rail-to-Rail Micropower DAC with I2C Interface |
| LTC1669-8CMS8 | 10-Bit Rail-to-Rail Micropower DAC with I2C Interface |
| LTC1669-8IMS8 | 10-Bit Rail-to-Rail Micropower DAC with I2C Interface |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1668CG#PBF | 功能描述:IC DAC 16BIT 50MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產品目錄頁面:1398 (CN2011-ZH PDF) |
| LTC1668CG#TR | 功能描述:IC DAC 16BIT 50MSPS 28SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| LTC1668CG#TRPBF | 功能描述:IC D/A CONV 16BIT 50MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| LTC1668CGPBF | 制造商:Linear Technology 功能描述:DAC 16-Bit 50Msps Spectral Purity SSOP28 |
| LTC1668IG | 功能描述:IC DAC 16BIT 50MSPS 28SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購，3分鐘左右您將得到回復。