- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10080 > LTC1750CFW#TR (Linear Technology)IC ADC 14BIT 80MSPS SMPL 48TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC1750CFW#TR |
| 廠商： | Linear Technology |
| 文件頁(yè)數(shù)： | 6/20頁(yè) |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT 80MSPS SMPL 48TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1,800 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 80M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 1.69W |
| 電壓電源： | 單電源 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-TFSOP（0.240"，6.10mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 48-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個(gè)單端，雙極；1 個(gè)差分，雙極 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
14
LTC1750
1750f
signal conversion. Note that the two op amps do not have
the same noise gain, which can result in poor balance at
higher frequencies. The op amp configured in a gain of +1
can be configured in a noise gain of +2 with the addition of
two equal valued resistors between the output and invert-
ing input and between the two inputs. This however will raise
the noise contributed by the op amps.
Reference Operation
Figure 5 shows the LTC1750 equivalent reference circuitry
consisting of a 2V bandgap reference, a 3-to-1 switch, a
switch control circuit and a difference amplifier.
The 2V bandgap reference serves two functions. First, it is
assessable at the VCM pin to provide a DC bias point for
setting the common mode voltage of any external input
circuitry. Second, it is used to derive internal reference
levels that may be used to set the input range of the ADC.
An external bypass capacitor is required for the 2V refer-
ence output at the VCM pin. This provides a high frequency
low impedance path to ground for internal and external
circuitry. This is also the compensation capacitor for the
reference, which will not be stable without this capacitor.
To achieve the optimal input range for an application, the
internal reference voltage (VREF) is flexible. The reference
switch shown in Figure 5 connects VREF to one of two
internally derived reference voltages, or to an externally
derived reference voltage. The internally derived
APPLICATIO S I FOR ATIO
WU
UU
VCM
REFHA
REFLB
SENSE
TIE TO VDD FOR VREF = 1.125;
TIE TO GND FOR VREF = 0.7V;
VREF = VSENSE FOR
0.7V < VSENSE < 1.125V
2V
REFLA
REFHB
4.7
F
4.7
F
INTERNAL ADC
HIGH REFERENCE
BUFFER
VREF
0.1
F
1750 F05
LTC1750
4
DIFF AMP
1
F
1
F
0.1
F
INTERNAL ADC
LOW REFERENCE
2V BANDGAP
REFERENCE
1.125V 0.7V
RANGE
DETECT
AND
CONTROL
Figure 5. Equivalent Reference Circuit
Figure 4. Differential Drive with Op Amps
25
5V
SINGLE-ENDED
INPUT
2V
±1/2
RANGE
12pF
1750 F04
4.7
F
25
100
500
500
25
25
LTC1750
–
+
1/2 LT1818
–
+
1/2 LT1818
VCM
AIN
+
AIN
–
references are selected by strapping the SENSE pin to
GND for 0.7V, or to VDD for 1.125V. When 0.7V > VSENSE
> 1.125V, VSENSE is directly connected to VREF. Because
of the dual nature of the SENSE pin, driving it with a logic
device is not recommended.
Reference voltages between 0.7V and 1.125V may be
programmed with two external resistors as shown in
Figure 6a. An external reference may be used by applying
its output directly or through a resistor divider to the
SENSE pin (Figure 6b). When the SENSE pin is driven with
an externally derived reference voltage, it should be by-
passed to ground as close to the device as possible with
a 1
F ceramic capacitor.
A difference amplifier generates the high and low refer-
ences for the ADC. High speed switching circuits are
connected to these outputs and they must be externally
bypassed. Each output has two pins: REFHA and REFHB
for the high reference and REFLA and REFLB for the low
reference. The doubled output pins are needed to reduce
package inductance. Bypass capacitors must be con-
nected as shown in Figure 5.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-240-MX-F2 | CONVERTER MOD DC/DC 5V 75W |
| LTC1750CFW#PBF | IC ADC 14BIT 80MSPS SMPL 48TSSOP |
| D38999/20FA98PC | CONN RCPT 3POS WALL MNT W/PINS |
| AD7572AJN03 | IC ADC 12BIT HS LC2MOS 24-DIP |
| D38999/20FA98PB | CONN RCPT 3POS WALL MNT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1750IFW | 功能描述:IC ADC 14BIT 80MSPS SMPL 48TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| LTC1750IFW#PBF | 功能描述:IC ADC 14BIT 80MSPS SMPL 48TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| LTC1750IFW#TR | 功能描述:IC ADC 14BIT 80MSPS SMPL 48TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| LTC1750IFW#TRPBF | 功能描述:IC ADC 14BIT 80MSPS SMPL 48TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| LTC1751EMS8 | 功能描述:IC REG SWITCHD CAP DBL ADJ 8MSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關(guān)穩(wěn)壓器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:升壓（升壓） 輸出類型:可調(diào)式 輸出數(shù):1 輸出電壓:1.24 V ~ 30 V 輸入電壓:1.5 V ~ 12 V PWM 型:電流模式，混合 頻率 - 開關(guān):600kHz 電流 - 輸出:500mA 同步整流器:無(wú) 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:8-SOIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。