參數(shù)資料
型號: LTC1865CMS
元件分類: ADC
英文描述: Analog to Digital Converter
中文描述: 模數(shù)轉(zhuǎn)換器
文件頁數(shù): 2/20頁
文件大?。?/td> 278K
代理商: LTC1865CMS
10
LTC1864/LTC1865
18645f
LTC1865 OPERATION
Operating Sequence
The LTC1865 conversion cycle begins with the rising edge
of CONV. After a period equal to tCONV, the conversion is
finished. If CONV is left high after this time, the LTC1865
goes into sleep mode drawing only leakage current. The
LTC1865’s 2-bit data word is clocked into the SDI input on
the rising edge of SCK after CONV goes low. Additional
inputs on the SDI pin are then ignored until the next CONV
cycle. The shift clock (SCK) synchronizes the data transfer
with each bit being transmitted on the falling SCK edge and
captured on the rising SCK edge in both transmitting and
receiving systems. The data is transmitted and received
simultaneously (full duplex). After completing the data
transfer, if further SCK clocks are applied with CONV low,
SDO will output zeros indefinitely. See Figure 4.
Analog Inputs
The two bits of the input word (SDI) assign the MUX
configuration for the next requested conversion. For a
given channel selection, the converter will measure the
voltage between the two channels indicated by the “+”
and “–” signs in the selected row of the following table. In
CONV
SDI
SCK
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
SDO
B15 B14
B12
B10
B8
B6
B4
B2
B0*
Hi-Z
B13
B11
B9
B7
B5
B3
B1
S/D O/S
DON’T CARE
tCONV
1864 F04
SLEEP MODE
*AFTER COMPLETING THE DATA TRANSFER, IF FURTHER SCK CLOCKS ARE
APPLIED WITH CONV LOW, THE ADC WILL OUTPUT ZEROS INDEFINITELY
Hi-Z
tSMPL
Figure 4. LTC1865 Operating Sequence
APPLICATIO S I FOR ATIO
WU
UU
MUX ADDRESS
Table 1. Multiplexer Channel Selection
SGL/DIFF
1
0
ODD/SIGN
0
1
0
1
CHANNEL #
0
+
1
+
+
GND
1864 TBL1
SINGLE-ENDED
MUX MODE
DIFFERENTIAL
MUX MODE
single-ended mode, all input channels are measured with
respect to GND. A zero code will occur when the “+” input
minus the “–” input equals zero. Full scale occurs when
the “+” input minus the “–” input equals VREF minus
1LSB. See Figure 5. Both the “+” and “–” inputs are
sampled at the same time so common mode noise is
rejected. The input span in the SO-8 package is fixed at
VREF = VCC. If the “–” input in differential mode is
grounded, a rail-to-rail input span will result on the “+”
input.
Reference Input
The reference input of the LTC1865 SO-8 package is
internally tied to VCC. The span of the A/D converter is
therefore equal to VCC. The voltage on the reference input
of the LTC1865 MSOP package defines the span of the
A/D converter. The LTC1865 MSOP package can operate
with reference voltages from 1V to VCC.
相關(guān)PDF資料
PDF描述
LTC1865CS8 Analog to Digital Converter
LTC1865IMS Analog to Digital Converter
LTC1865IS8 Analog to Digital Converter
LTC1867A1G2 Optoelectronic
LTC1867A1P2 Optoelectronic
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC1865CMS#PBF 功能描述:IC A/D CONV 2CH 16BIT 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
LTC1865CMS#PBF 制造商:Linear Technology 功能描述:IC, ADC, 16BIT, 250KSPS, MSOP-10
LTC1865CMS#TR 功能描述:IC A/D CONV 2CH 16BIT 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
LTC1865CMS#TRPBF 功能描述:IC A/D CONV 2CH 16BIT 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
LTC1865CMS-W 制造商:Linear Technology 功能描述:16-BIT 250KSPS 2-CH. ADC IN M