- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄2005 > LTC1867LCGN#PBF (Linear Technology)IC ADC 16BIT 8CH 175KSPS 16SSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC1867LCGN#PBF |
| 廠(chǎng)商： | Linear Technology |
| 文件頁(yè)數(shù)： | 5/16頁(yè) |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT 8CH 175KSPS 16SSOP |
| 標(biāo)準(zhǔn)包裝： | 100 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 175k |
| 數(shù)據(jù)接口： | MICROWIRE?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 2.7mW |
| 電壓電源： | 單電源 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類(lèi)型： | 8 個(gè)單端，單極；8 個(gè)單端，雙極；4 個(gè)差分，單極；4 個(gè)差分，雙極 |
| 產(chǎn)品目錄頁(yè)面： | 1347 (CN2011-ZH PDF) |
| 配用： | DC873A-ND - BOARD SAR ADC LTC1867L DC806A-ND - BOARD SAR ADC LTC1867 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
LTC1863L/LTC1867L
13
1863l7lfc
APPLICATIONS INFORMATION
If the CS/CONV returns low during a bit decision, it can
create a small error. For best performance ensure that the
CS/CONV returns low either within 100ns after the conver-
sion starts (i.e. before the rst bit decision) or after the
conversion ends. If CS/CONV is low when the conversion
ends, the MSB bit will appear on SDO at the end of the
conversion and the ADC will remain powered up.
Sleep Mode
If the SLP = 1 is selected in the input word, the ADC will
enter SLEEP mode and draw only leakage current (pro-
vided that all the digital inputs stay at GND or VDD). After
release from the SLEEP mode, the ADC needs 80ms to
wake up (charge the 2.2μF/10μF bypass capacitors on
VREF/REFCOMP pins).
Board Layout and Bypassing
To obtain the best performance, a printed circuit board
with a ground plane is required. Layout for the printed
circuit board should ensure digital and analog signal lines
are separated as much as possible. In particular, care
should be taken not to run any digital signal alongside
an analog signal.
All analog inputs should be screened by GND. VREF, REF-
COMP and VDD should be bypassed to this ground plane
as close to the pin as possible; the low impedance of the
common return for these bypass capacitors is essential
to the low noise operation of the ADC. The width for these
tracks should be as wide as possible.
Timing and Control
Conversion start is controlled by the CS/CONV digital in-
put. The rising edge transition of the CS/CONV will start a
conversion. Once initiated, it cannot be restarted until the
conversion is complete. Figures 6 and 7 show the timing
diagrams for two types of CS/CONV pulses.
Example 1 (Figure 6) shows the LTC1863L/LTC1867L
operating in automatic nap mode with CS/CONV signal
staying HIGH after the conversion. Automatic nap mode
provides power reduction at reduced sample rate.
The ADCs can also operate with the CS/CONV signal
returning LOW before the conversion ends. In this mode
(Example 2, Figure 7), the ADCs remain powered up. The
digital output, SDO, will go HIGH immediately after the
conversion is complete if the analog inputs are above
half scale in unipolar mode or below half scale in bipolar
mode. This is a way to measure the conversion time of
the A/D converter.
For best performance, it is recommended to keep SCK, SDI,
and SDO at a constant logic high or low during acquisition
and conversion, even though these signals may be ignored
by the serial interface (DON’T CARE). Communication
with other devices on the bus should not coincide with
the conversion period (tCONV).
Figures 8 and 9 are the transfer characteristics for the
bipolar and unipolar mode.
S0
SD
0S
S1
COM UNI
SLP
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
1/fSCK
tACQ
CS/CONV
SCK
SDI
SDO
(LTC1863)
Hi-Z
D12
D15
D14
D13
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Hi-Z
123456789
10
11
12
13
14
15
16
1863L7L F06
DON'T CARE
NOT NEEDED FOR LTC1863
tCONV
NAP MODE
SDO
(LTC1867)
MSB
DON'T CARE
Figure 6. Example 1, CS/CONV Starts a Conversion and Remains HIGH Until Next Data Transfer. With CS/CONV
Remaining HIGH After the Conversion, Automatic Nap Modes Provides Power Reduction at Reduced Sample Rate
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2142IUP-14#PBF | IC ADC DUAL 14BIT 65MSPS 64QFN |
| LTC2143CUP-14#PBF | IC ADC DUAL 14BIT 80 MSPS 64-QFN |
| LTC2153IUJ-14#PBF | IC ADC 14BIT DUAL 310MSPS 40QFN |
| LTC2158IUP-14#TRPBF | IC ADC DUAL 14BIT 310M 64-QFN |
| LTC2172IUKG-14#TRPBF | IC ADC 14BIT SER/PAR 65M 52-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1867LIGN | 制造商:Linear Technology 功能描述:ADC Single SAR 175ksps 16-bit Serial 16-Pin SSOP N |
| LTC1867LIGN#PBF | 功能描述:IC ADC 16BIT 8CH 175KSPS 16SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(pán)（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:8 個(gè)單端，單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱(chēng):296-25851-6 |
| LTC1867LIGN#PBF | 制造商:Linear Technology 功能描述:IC ADC 16BIT 175KSPS SSOP-16 |
| LTC1867LIGN#TRPBF | 功能描述:IC ADC 16BIT 8CH 175KSPS 16SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| LTC1867LIGNPBF | 制造商:Linear Technology 功能描述:ADC SAR 175ksps 16-Bit Serial SSOP16 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。