- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377767 > LTC2053 (Linear Technology Corporation) Quadruple Bus Buffer Gates With 3-State Outputs 14-TSSOP -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC2053 |
| 廠商： | Linear Technology Corporation |
| 英文描述： | Quadruple Bus Buffer Gates With 3-State Outputs 14-TSSOP -40 to 85 |
| 中文描述： | 精密，軌到軌輸入和輸出，零漂移儀表放大器電阻可編程增益 |
| 文件頁(yè)數(shù)： | 10/12頁(yè) |
| 文件大小： | 288K |
| 代理商： | LTC2053 |
LTC2053
10
2053fa
APPLICATIU
Settling Time
The sampling rate is 3kHz and the input sampling period
during which C
S
is charged to the input differential voltage
V
IN
is approximately 150
μ
s. First assume that on each
input sampling period, C
S
is charged fully to V
IN
. Since C
S
= C
H
(= 1000pF), a change in the input will settle to N bits
of accuracy at the op amp noninverting input after N clock
cycles or 333
μ
s(N). The settling time at the OUT pin is also
affected by the settling of the internal op amp. Since the
gain bandwidth of the internal op amp is typically 200kHz,
the settling time is dominated by the switched capacitor
front end for gains below 100 (see Typical Performance
Characteristics).
W
U
U
charging current decays exponentially during each input
sampling period with a time constant equal to R
S
C
S
.
If the
voltage disturbance due to these currents settles before
the end of the sampling period, there will be no errors
due to source resistance or the source resistance mis-
match between –IN and +IN. With R
S
less than 10k, no
DC errors occur due to this input current.
In the Typical Performance Characteristics section of this
data sheet, there are curves showing the additional error
from non-zero source resistance in the inputs. If there are
no large capacitors across the inputs, the amplifier is less
sensitive to source resistance and source resistance mis-
match. When large capacitors are placed across the in-
puts, the input charging currents described above result in
larger DC errors, especially with source resistor mis-
matches.
Power Supply Bypassing
The LTC2053 uses a sampled data technique and therefore
contains some clocked digital circuitry. It is therefore
sensistive to supply bypassing. For single or dual supply
operation, a 0.1
μ
F ceramic capacitor must be connected
between Pin 8 (V
+
) and Pin 4 (V
–
) with leads as short as
possible.
–
+
–
+
V
D
V
+IN
V
OUT
V
–IN
3
8
5V
4
5
6
7
2
–
+
–
+
V
D
V
+IN
V
OUT
V
–IN
V
REF
–5V
3
2053 F01
8
5V
0V < V
+IN
< 5V
0V < V
–IN
< 5V
0V < V
D
< 3.7V
V
OUT
= V
D
–5V < V
–IN
< 5V AND
V
–IN
– V
REF
< 5.5V
–5V < V
+IN
< 5V AND
V
+IN
– V
REF
< 5.5V
–5V < V
D
+ V
REF
< 3.7V
R2
R1
SINGLE SUPPLY, UNITY GAIN
DUAL SUPPLY
4
5
6R2
R1
7
2
V
OUT
= 1 +
V
D
+ V
REF
(
Input Current
Whenever the differential input V
IN
changes, C
H
must be
charged up to the new input voltage via C
S
. This results in
an input charging current during each input sampling
period. Eventually, C
H
and C
S
will reach V
IN
and, ideally,
the input current would go to zero for DC inputs.
In reality, there are additional parasitic capacitors which
disturb the charge on C
S
every cycle even if V
IN
is a DC
voltage. For example, the parasitic bottom plate capacitor
on C
S
must be charged from the voltage on the REF pin to
the voltage on the –IN pin every cycle. The resulting input
Figure 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2053CDD | Quadruple Bus Buffer Gates With 3-State Outputs 14-TSSOP -40 to 85 |
| LTC2053CMS8 | Quadruple Bus Buffer Gate With 3-State Outputs 14-SOIC -40 to 85 |
| LTC222MJ | 10-Bit Bus Interface Flip-Flops with 3-State Outputs 24-SOIC -40 to 85 |
| LTC221 | Micropower, Low Charge Injection, Quad CMOS Analog Switches with Data Latches |
| LTC221CS | Micropower, Low Charge Injection, Quad CMOS Analog Switches with Data Latches |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2053_1 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Precision, Rail-to-Rail,Zero-Drift, Resistor-Programmable Instrumentation Amplifier |
| LTC2053CDD | 功能描述:IC AMP INSTR 0DRIFT R-R 8-DFN RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:73 系列:Over-The-Top® 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.07 V/µs 增益帶寬積:200kHz -3db帶寬:- 電流 - 輸入偏壓:1nA 電壓 - 輸入偏移:285µV 電流 - 電源:50µA 電流 - 輸出 / 通道:25mA 電壓 - 電源，單路/雙路(±):2 V ~ 44 V，±1 V ~ 22 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:16-DFN-EP（5x3） 包裝:管件 |
| LTC2053CDD#PBF | 功能描述:IC AMP INSTR 0DRIFT R-R 8-DFN RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.028 V/µs 增益帶寬積:105kHz -3db帶寬:- 電流 - 輸入偏壓:3nA 電壓 - 輸入偏移:100µV 電流 - 電源:3.3µA 電流 - 輸出 / 通道:12mA 電壓 - 電源，單路/雙路(±):2.7 V ~ 12 V，±1.35 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:剪切帶 (CT) 其它名稱:OP481GRUZ-REELCT |
| LTC2053CDD#TR | 功能描述:IC AMP INST 0-DRFT R-R I/O 8-DFN RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:73 系列:Over-The-Top® 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.07 V/µs 增益帶寬積:200kHz -3db帶寬:- 電流 - 輸入偏壓:1nA 電壓 - 輸入偏移:285µV 電流 - 電源:50µA 電流 - 輸出 / 通道:25mA 電壓 - 電源，單路/雙路(±):2 V ~ 44 V，±1 V ~ 22 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:16-DFN-EP（5x3） 包裝:管件 |
| LTC2053CDD#TRPBF | 功能描述:IC AMP INSTR 0DRIFT R-R 8-DFN RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:73 系列:Over-The-Top® 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.07 V/µs 增益帶寬積:200kHz -3db帶寬:- 電流 - 輸入偏壓:1nA 電壓 - 輸入偏移:285µV 電流 - 電源:50µA 電流 - 輸出 / 通道:25mA 電壓 - 電源，單路/雙路(±):2 V ~ 44 V，±1 V ~ 22 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:16-DFN-EP（5x3） 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。