- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296330 > LTC2205IUK#TRPBF (LINEAR TECHNOLOGY CORP) 16-Bit, 65Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: -40°C to +85°C PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC2205IUK#TRPBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | 16-Bit, 65Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: -40°C to +85°C |
| 中文描述： | 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48 |
| 封裝： | 7 X 7 MM, LEAD FREE, PLASTIC, MO-220WKKD-2, QFN-48 |
| 文件頁數(shù)： | 18/36頁 |
| 文件大?。?/td> | 1367K |
| 代理商： | LTC2205IUK#TRPBF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
LTC2205/LTC2204
25
22054fc
edge is generated by a phase-locked loop. The input clock
duty cycle can vary from 30% to 70% and the clock duty
cycle stabilizer will maintain a constant 50% internal duty
cycle. If the clock is turned off for a long period of time,
the duty cycle stabilizer circuit will require one hundred
clock cycles for the PLL to lock onto the input clock. To
use the clock duty cycle stabilizer, the MODE pin must be
connected to 1/3VDD or 2/3VDD using external resistors.
The lower limit of the LTC2205/LTC2204 sample rate is
determined by droop of the sample and hold circuits. The
pipelined architecture of this ADC relies on storing analog
signals on small valued capacitors. Junction leakage will
discharge the capacitors. The specied minimum operating
frequency for the LTC2205/LTC2204 is 1Msps.
22054 F10
ENC–
ENC+
3.3V
130Ω
83Ω
D0
Q0
MC100LVELT22
LTC2205/
LTC2204
Figure 10. ENC Drive Using a CMOS to PECL Translator
Maximum and Minimum Encode Rates
The maximum encode rate for the LTC2205 is 65Msps.
The maximum encode rate for the LTC2204 is 40Msps.
For the ADC to operate properly the encode signal should
have a 50% (±2.5%) duty cycle. Achieving a precise 50%
duty cycle is easy with differential sinusoidal drive using
a transformer or using symmetric differential logic such
as PECL or LVDS. When using a single-ended ENCODE
signal asymmetric rise and fall times can result in duty
cycles that are far from 50%.
An optional clock duty cycle stabilizer can be used if the
input clock does not have a 50% duty cycle. This circuit
uses the rising edge of ENC pin to sample the analog input.
The falling edge of ENC is ignored and an internal falling
Figure 9. Single-Ended ENC Drive,
Not Recommended for Low Jitter
22054 F09
ENC–
1.6V
VTHRESHOLD = 1.6V
ENC+
0.1μF
LTC2205/
LTC2204
APPLICATIONS INFORMATION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2205CUK-14#TRPBF | 16-Bit, 65Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: 0°C to +70°C |
| LTC2205IUK-14#TRPBF | 16-Bit, 65Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: -40°C to +85°C |
| LTC2206CUK-14#PBF | 16-Bit, 80Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: 0°C to +70°C |
| LTC2206CUK-14#TRPBF | 16-Bit, 80Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: 0°C to +70°C |
| LTC2206IUK-14#PBF | 16-Bit, 80Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: -40°C to +85°C |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2205UK | 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 65Msps/40Msps |
| LTC2205UK-14 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 65Msps ADC |
| LTC2206 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 20Msps Low Power ADC |
| LTC2206CUK | 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 105Msps/80Msps ADCs |
| LTC2206CUK#PBF | 制造商:Linear Technology 功能描述:Single ADC Pipelined 80Msps 16-bit Parallel 48-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 16-BIT 80MSPS 48-QFN 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 16-bit, 80Msps ADC 制造商:Linear Technology 功能描述:IC, ADC, 16BIT, 80MSPS, QFN-48, Resolution (Bits):16bit, Sampling Rate:80MSPS, Supply Voltage Type:Single, Supply Voltage Min:3.135V, Supply Voltage Max:3.465V, Supply Current:220mA, Digital IC Case Style:QFN, No. of Pins:48 , RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。