- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377767 > LTC2230IUP (LINEAR TECHNOLOGY CORP) Electrical Specifications Subject to Change PDF資料下載
參數(shù)資料
| 型號： | LTC2230IUP |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | Electrical Specifications Subject to Change |
| 中文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 |
| 封裝： | 9 X 9 MM, PLASTIC, MO-220-WNJR, QFN-64 |
| 文件頁數(shù)： | 13/28頁 |
| 文件大?。?/td> | 695K |
| 代理商： | LTC2230IUP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
LTC2230/LTC2231
13
22301p
SENSE (Pin 59):
Reference Programming Pin. Connecting
SENSE to V
CM
selects the internal reference and a
±
0.5V
input range. V
DD
selects the internal reference and a
±
1V
input range. An external reference greater than 0.5V and
less than 1V applied to SENSE selects an input range of
±
V
SENSE
.
±
1V is the largest valid input range.
V
CM
(Pin 60):
1.6V Output and Input Common Mode Bias.
Bypass to ground with 2.2
μ
F ceramic chip capacitor.
GND (Exposed Pad):
ADC Power Ground. The exposed
pad on the bottom of the package needs to be soldered to
ground.
(LVDS Mode)
AIN
+
(Pins 1, 2):
Positive Differential Analog Input.
AIN
–
(Pins 3, 4):
Negative Differential Analog Input.
REFHA (Pins 5, 6):
ADC High Reference. Bypass to
Pins 7, 8 with 0.1
μ
F ceramic chip capacitor, to Pins 11, 12
with a 2.2
μ
F ceramic capacitor and to ground with 1
μ
F
ceramic capacitor.
REFLB (Pins 7, 8):
ADC Low Reference. Bypass to Pins 5,
6 with 0.1
μ
F ceramic chip capacitor. Do not connect to
Pins 11, 12.
REFHB (Pins 9, 10):
ADC High Reference. Bypass to
Pins 11, 12 with 0.1
μ
F ceramic chip capacitor. Do not
connect to Pins 5, 6.
REFLA (Pins 11, 12):
ADC Low Reference. Bypass to
Pins 9, 10 with 0.1
μ
F ceramic chip capacitor, to Pins 5, 6
with a 2.2
μ
F ceramic capacitor and to ground with 1
μ
F
ceramic capacitor.
V
DD
(Pins 13, 14, 15, 62, 63):
3.3V Supply. Bypass to
GND with 0.1
μ
F ceramic chip capacitors.
GND (Pins 16, 61, 64):
ADC Power Ground.
ENC
+
(Pin 17):
Encode Input. The input sample starts on
the positive edge.
ENC
–
(Pin 18):
Encode Complement Input. Conversion
starts on the negative edge. Bypass to ground with 0.1
μ
F
ceramic for single-ended ENCODE signal.
SHDN (Pin 19):
Shutdown Mode Selection Pin. Connect-
ing SHDN to GND and OE to GND results in normal
operation with the outputs enabled. Connecting SHDN to
GND and OE to V
DD
results in normal operation with the
outputs at high impedance. Connecting SHDN to V
DD
and
OE to GND results in nap mode with the outputs at high
impedance. Connecting SHDN to V
DD
and OE to V
DD
results in sleep mode with the outputs at high impedance.
OE (Pin 20):
Output Enable Pin. Refer to SHDN pin
function.
DNC (Pins 21, 22, 23, 24):
Do not connect these pins.
OGND (Pins 25, 33, 41, 50):
Output Driver Ground.
OVDD (Pins 26, 34, 42, 49):
Positive Supply for the
Output Drivers. Bypass to ground with 0.1
μ
F ceramic chip
capacitor.
D0
–
/D0
+
to D9
–
/D9
+
(Pins 27 to 32, 37 to 40, 43 to 48, 51
to 54):
LVDS Digital Outputs. All LVDS outputs require
differential 100
termination resistors at the LVDS re-
ceiver.
D9
–
/D9
+
is the MBS.
CLKOUT
–
/CLKOUT
+
(Pins 35 to 36):
LVDS Data Valid
Output. Latch data on rising edge of CLKOUT
–
, falling edge
of CLKOUT
+
.
OF
–
/OF
+
(Pins 55 to 56):
LVDS Over/Under Flow Output.
High when an over or under flow has occurred.
LVDS (Pin 57):
Output Mode Selection Pin. Connecting
LVDS to 0V selects full rate CMOS mode. Connecting
LVDS to 1/3V
DD
selects demux CMOS mode with simulta-
neous update. Connecting LVDS to 2/3V
DD
selects demux
CMOS mode with interleaved update. Connecting LVDS to
V
DD
selects LVDS mode.
MODE (Pin 58):
Output Format and Clock Duty Cycle
Stabilizer Selection Pin. Connecting MODE to 0V selects
straight binary output format and turns the clock duty
cycle stabilizer off. Connecting MODE to 1/3V
DD
selects
straight binary output format and turns the clock duty
cycle stabilizer on. Connecting MODE to 2/3V
DD
selects
2’s complement output format and turns the clock duty
cycle stabilizer on. Connecting MODE to V
DD
selects 2’s
complement output format and turns the clock duty cycle
stabilizer off.
PU
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2230 | 16-Bit Universal Bus Driver With 3-State Outputs 48-TVSOP -40 to 85 |
| LTC2231 | 16-Bit Universal Bus Driver With 3-State Outputs 48-SSOP -40 to 85 |
| LTC2230CUP | Electrical Specifications Subject to Change |
| LTC2231IUP | Electrical Specifications Subject to Change |
| LTC2232 | 16-Bit Universal Bus Driver With 3-State Outputs 48-TSSOP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2230IUP#PBF | 功能描述:IC ADC 10BIT 170MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| LTC2230IUP#TRPBF | 功能描述:IC ADC 10BIT 170MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| LTC2230UP | 制造商:LINER 制造商全稱:Linear Technology 功能描述:10-Bit,170Msps/135Msps ADCs |
| LTC2231 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:10-Bit,170Msps/135Msps ADCs |
| LTC2231CUP | 制造商:LINER 制造商全稱:Linear Technology 功能描述:10-Bit,170Msps/135Msps ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。