- 您現在的位置：買賣IC網 > PDF目錄10664 > LTC2245CUH#PBF (Linear Technology)IC ADC 14-BIT 10MSPS 3V 32-QFN PDF資料下載
參數資料
| 型號： | LTC2245CUH#PBF |
| 廠商： | Linear Technology |
| 文件頁數： | 5/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14-BIT 10MSPS 3V 32-QFN |
| 標準包裝： | 73 |
| 位數： | 14 |
| 采樣率（每秒）： | 10M |
| 數據接口： | 并聯(lián) |
| 轉換器數目： | 1 |
| 功率耗散（最大）： | 69mW |
| 電壓電源： | 單電源 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-WFQFN 裸露焊盤 |
| 供應商設備封裝： | 32-QFN 裸露焊盤（5x5） |
| 包裝： | 管件 |
| 輸入數目和類型： | 1 個單端，雙極; 1 個差分，雙極 |
LTC2245
13
2245fa
APPLICATIO S I FOR ATIO
WU
UU
The noise performance of the LTC2245 can depend on the
clock signal quality as much as on the analog input. Any
noise present on the clock signal will result in additional
aperture jitter that will be RMS summed with the inherent
ADC aperture jitter.
Maximum and Minimum Conversion Rates
The maximum conversion rate for the LTC2245 is 10Msps.
For the ADC to operate properly, the CLK signal should
have a 50% (
±10%) duty cycle. Each half cycle must have
at least 40ns for the ADC internal circuitry to have enough
settling time for proper operation.
An optional clock duty cycle stabilizer circuit can be used
if the input clock has a non 50% duty cycle. This circuit
uses the rising edge of the CLK pin to sample the analog
input. The falling edge of CLK is ignored and the internal
falling edge is generated by a phase-locked loop. The input
clock duty cycle can vary and the clock duty cycle stabilizer
will maintain a constant 50% internal duty cycle. If the
clock is turned off for a long period of time, the duty cycle
stabilizer circuit will require a hundred clock cycles for the
PLL to lock onto the input clock. To use the clock duty
cycle stabilizer, the MODE pin should be connected to
1/3VDD or 2/3VDD using external resistors.
The lower limit of the LTC2245 sample rate is determined
by droop of the sample-and-hold circuits. The pipelined
architecture of this ADC relies on storing analog signals on
small valued capacitors. Junction leakage will discharge
the capacitors. The specified minimum operating fre-
quency for the LTC2245 is 1Msps.
The difference amplifier generates the high and low refer-
ence for the ADC. High speed switching circuits are
connected to these outputs and they must be externally
bypassed. Each output has two pins. The multiple output
pins are needed to reduce package inductance. Bypass
capacitors must be connected as shown in Figure 6.
Other voltage ranges in-between the pin selectable ranges
can be programmed with two external resistors as shown
in Figure 7. An external reference can be used by applying
its output directly or through a resistor divider to SENSE.
It is not recommended to drive the SENSE pin with a logic
device. The SENSE pin should be tied to the appropriate
level as close to the converter as possible. If the SENSE pin
is driven externally, it should be bypassed to ground as
close to the device as possible with a 1
F ceramic capacitor.
Input Range
The input range can be set based on the application. The
2V input range will provide the best signal-to-noise perfor-
mance while maintaining excellent SFDR. The 1V input
range will have better SFDR performance, but the SNR will
degrade by 5.8dB.
Driving the Clock Input
The CLK input can be driven directly with a CMOS or TTL
level signal. A differential clock can also be used along with
a low-jitter CMOS converter before the CLK pin (see
Figure 8).
Figure 8. CLK Drive Using an LVDS or PECL to CMOS Converter
CLK
100
0.1
F
4.7
F
FERRITE
BEAD
CLEAN
SUPPLY
IF LVDS USE FIN1002 OR FIN1018.
FOR PECL, USE AZ1000ELT21 OR SIMILAR
2245 F08
LTC2245
Figure 7. 1.5V Range ADC
VCM
SENSE
1.5V
0.75V
2.2
F
12k
1
F
12k
2245 F07
LTC2245
相關PDF資料 |
PDF描述 |
|---|---|
| LMX339AUD+T | IC COMPARATOR GP QUAD 14TSSOP |
| LTC1410CSW#PBF | IC A/D CONV 12BIT SAMPLNG 28SOIC |
| LMX339ASD+T | IC COMPARATOR GP QUAD 14-SOIC |
| MAX9644EUK+T | IC COMPARATOR W/REF SOT23-5 |
| VI-J54-MY-S | CONVERTER MOD DC/DC 48V 50W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LTC2245IUH | 制造商:Linear Technology 功能描述:ADC Single Pipelined 10Msps 14-bit Parallel 32-Pin QFN EP |
| LTC2245IUH#PBF | 功能描述:IC ADC 14-BIT 10MSPS 3V 32-QFN RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率（每秒）:1M 數據接口:串行，SPI? 轉換器數目:1 功率耗散（最大）:- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數目和類型:8 個單端，單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| LTC2245IUH#TRPBF | 功能描述:IC ADC 14BIT 10MSPS 3V 32-QFN RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯(lián) 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
| LTC2246 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 80Msps Low Power 3V ADC |
| LTC2246CUH | 制造商:Linear Technology 功能描述:ADC Single Pipelined 25Msps 14-bit Parallel 32-Pin QFN EP |
發(fā)布緊急采購，3分鐘左右您將得到回復。