For more information www.linear.com/LTC2258-14 applicaTion" />
參數(shù)資料
型號: LTC2257IUJ-14#TRPBF
廠商: Linear Technology
文件頁數(shù): 14/34頁
文件大?。?/td> 0K
描述: IC ADC 14BIT 40MSPS 1.8V 40-QFN
產(chǎn)品培訓(xùn)模塊: LTC2262 - Ultra Low Power High Speed ADCs
標(biāo)準(zhǔn)包裝: 2,000
位數(shù): 14
采樣率(每秒): 40M
數(shù)據(jù)接口: 并聯(lián),串行,SPI
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 54mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 40-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 40-QFN(6x6)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 1 個差分
配用: DC718C-ND - DEMO QUIKEVAL-II DATA
21
225814fc
LTC2258-14
LTC2257-14/LTC2256-14
For more information www.linear.com/LTC2258-14
applicaTions inForMaTion
Encode Input
The signal quality of the encode inputs strongly affects
the A/D noise performance. The encode inputs should
be treated as analog signals—do not route them next to
digital traces on the circuit board. There are two modes
of operation for the encode inputs: the differential encode
mode (Figure 10) and the single-ended encode mode
(Figure 11).
The differential encode mode is recommended for sinu-
soidal, PECL or LVDS encode inputs (Figures 12, 13). The
encode inputs are internally biased to 1.2V through 10k
equivalent resistance. The encode inputs can be taken
above VDD (up to 3.6V), and the common mode range
is from 1.1V to 1.6V. In the differential encode mode,
ENCshould stay at least 200mV above ground to avoid
falsely triggering the single-ended encode mode. For good
jitter performance ENC+ and ENCshould have fast rise
and fall times.
Thesingle-endedencodemodeshouldbeusedwithCMOS
encode inputs. To select this mode, ENCis connected
to ground and ENC+ is driven with a square wave encode
input. ENC+ can be taken above VDD (up to 3.6V) so 1.8V
to3.3VCMOSlogiclevelscanbeused.TheENC+threshold
is 0.9V. For good jitter performance ENC+ should have fast
rise and fall times.
Clock Duty Cycle Stabilizer
For good performance the encode signal should have a
50%(±5%) duty cycle. If the optional clock duty cycle
stabilizer circuit is enabled, the encode duty cycle can
vary from 30% to 70% and the duty cycle stabilizer will
maintain a constant 50% internal duty cycle. If the encode
signal changes frequency or is turned off, the duty cycle
stabilizer circuit requires one hundred clock cycles to lock
onto the input clock. The duty cycle stabilizer is enabled
VDD
LTC2258-14
225814 F10
ENC
ENC+
15k
VDD
DIFFERENTIAL
COMPARATOR
30k
Figure 10. Equivalent Encode Input Circuit
for Differential Encode Mode
30k
ENC+
ENC
225814 F11
0V
1.8V TO 3.3V
LTC2258-14
CMOS LOGIC
BUFFER
Figure 11. Equivalent Encode Input Circuit
for Single-Ended Encode Mode
100
25
D1
ENC+
ENC
0.1F
T1: COILCRAFT WBC4 - 1WL
D1: AVAGO HSMS - 2822
RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE
225814 F12
LTC2258-14
T1
1:4
Figure 12. Sinusoidal Encode Drive
ENC+
ENC
PECL OR
LVDS
CLOCK
0.1F
225814 F13
LTC2258-14
Figure 13. PECL or LVDS Encode Drive
相關(guān)PDF資料
PDF描述
IDT7202LA15JGI IC FIFO ASYNCH 1KX9 15NS 32PLCC
MS3102R32-3S CONN RCPT 9POS BOX MNT W/SCKT
LTC1609ACSW#TRPBF IC ADC SRL 16BIT 200KSPS 20-SOIC
VI-2NH-MX-F3 CONVERTER MOD DC/DC 52V 75W
LTC1609ACSW#PBF IC ADC SRL 16BIT 200KSPS 20-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2257UJ-12 制造商:LINER 制造商全稱:Linear Technology 功能描述:12-Bit, 65/40/2 5Msps Ultralow Power 1.8V ADCs
LTC2257UJ-14 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 65/40/25Msps Ultralow Power 1.8V ADCs
LTC2258-12 制造商:LINER 制造商全稱:Linear Technology 功能描述:12-Bit, 65/40/2 5Msps Ultralow Power 1.8V ADCs
LTC2258-14 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 65/40/25Msps Ultralow Power 1.8V ADCs
LTC2258CUJ-12#PBF 功能描述:IC ADC 12BIT 65MSPS 1.8V 40-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極