參數(shù)資料
型號(hào): LTC2268CUJ-14#PBF
廠商: Linear Technology
文件頁數(shù): 15/32頁
文件大?。?/td> 0K
描述: IC ADC 14BIT 125MSPS DUAL 40QFN
標(biāo)準(zhǔn)包裝: 61
位數(shù): 14
采樣率(每秒): 125M
數(shù)據(jù)接口: Serial LVDS
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 364mW
電壓電源: 單電源
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 40-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 40-QFN(6x6)
包裝: 管件
輸入數(shù)目和類型: 2 Differential; 2 Single-Ended
配用: DC1371A-ND - BOARD USB DATA ACQUISITION HS
LTC2268-14/
LTC2267-14/LTC2266-14
22
22687614fa
The differential encode mode is recommended for sinu-
soidal, PECL, or LVDS encode inputs (Figures 12 and 13).
The encode inputs are internally biased to 1.2V through
10k equivalent resistance. The encode inputs can be taken
above VDD (up to 3.6V), and the common mode range is
from 1.1V to 1.6V. In the differential encode mode, ENC
should stay at least 200mV above ground to avoid falsely
triggering the single-ended encode mode. For good jitter
performance ENC+ should have fast rise and fall times.
Thesingle-endedencodemodeshouldbeusedwithCMOS
encode inputs. To select this mode, ENCis connected
to ground and ENC+ is driven with a square wave encode
input. ENC+ can be taken above VDD (up to 3.6V) so 1.8V
to3.3VCMOSlogiclevelscanbeused.TheENC+threshold
is 0.9V. For good jitter performance ENC+ should have fast
rise and fall times.
applicaTions inForMaTion
Clock PLL and Duty Cycle Stabilizer
The encode clock is multiplied by an internal phase-locked
loop (PLL) to generate the serial digital output data. If the
encode signal changes frequency or is turned off, the PLL
requires 25s to lock onto the input clock.
A clock duty cycle stabilizer circuit allows the duty cycle
of the applied encode signal to vary from 30% to 70%.
In the serial programming mode it is possible to disable
the duty cycle stabilizer, but this is not recommended. In
the parallel programming mode the duty cycle stabilizer
is always enabled.
DIGITAL OUTPUTS
The digital outputs of the LTC2268-14/LTC2267-14/
LTC2266-14 are serialized LVDS signals. Each channel
outputs two bits at a time (2-lane mode). At lower sam-
pling rates there is a one bit per channel option (1-lane
mode). The data can be serialized with 16-, 14-, or 12-bit
serialization (see Timing Diagrams for details). Note that
with 12-bit serialization the two LSBs are not available
— this mode is included for compatibility with the 12-bit
versions of these parts.
The output data should be latched on the rising and falling
edges of the data clock out (DCO). A data frame output
(FR) can be used to determine when the data from a new
conversion result begins. In the 2-lane, 14-bit serialization
mode, the frequency of the FR output is halved.
Themaximumserialdatarateforthedataoutputsis1Gbps,
so the maximum sample rate of the ADC will depend on
the serialization mode as well as the speed grade of the
ADC (see Table 1). The minimum sample rate for all seri-
alization modes is 5Msps.
Figure 12. Sinusoidal Encode Drive
Figure 13. PECL or LVDS Encode Drive
50
100
0.1F
T1
T1 = MA/COM ETC1-1-13
RESISTORS AND CAPACITORS
ARE 0402 PACKAGE SIZE
50
LTC2268-14
226814 F12
ENC–
ENC+
ENC+
ENC
PECL OR
LVDS
CLOCK
0.1F
226814 F13
LTC2268-14
相關(guān)PDF資料
PDF描述
VI-21Y-MX CONVERTER MOD DC/DC 3.3V 49.5W
ADM233LJN IC TX/RX DUAL RS-232 5VLP 20DIP
AD977ABRS IC ADC 16BIT 200KSPS 28-SSOP
LTC1323CSW#TRPBF IC TXRX EIA562 5V SINGLE 24-SOIC
VI-27P-MY CONVERTER MOD DC/DC 13.8V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2268CUJ-14TRPBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 125Msps/105Msps/80Msps Low Power Dual ADCs
LTC2268IUJ-12#PBF 功能描述:IC ADC 12BIT SER 125MSPS 40-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
LTC2268IUJ-12#PBF 制造商:Linear Technology 功能描述:IC ADC 12BIT 125MSPS QFN-40
LTC2268IUJ-12#TRPBF 功能描述:IC ADC 12BIT 125MSPS DUAL 40QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
LTC2268IUJ-12PBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:12-Bit, 125Msps/105Msps/ 80Msps Low Power Dual ADCs