參數(shù)資料
型號(hào): LTC2284CUP#PBF
廠商: Linear Technology
文件頁數(shù): 24/24頁
文件大小: 0K
描述: IC ADC DUAL 14BIT 105MSPS 64-QFN
標(biāo)準(zhǔn)包裝: 40
位數(shù): 14
采樣率(每秒): 105M
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 630mW
電壓電源: 單電源
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 64-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 64-QFN(9x9)
包裝: 管件
輸入數(shù)目和類型: 2 個(gè)單端,雙極; 2 個(gè)差分, 雙極
LTC2284
9
2284fa
SHIFT REGISTER
AND CORRECTION
DIFF
REF
AMP
REF
BUF
2.2
F
1
F1F
0.1
F
INTERNAL CLOCK SIGNALS
REFH
REFL
CLOCK/DUTY
CYCLE
CONTROL
RANGE
SELECT
1.5V
REFERENCE
FIRST PIPELINED
ADC STAGE
FIFTH PIPELINED
ADC STAGE
SIXTH PIPELINED
ADC STAGE
FOURTH PIPELINED
ADC STAGE
SECOND PIPELINED
ADC STAGE
REFH
REFL
CLK
OE
MODE
OGND
OVDD
2284 F01
INPUT
S/H
SENSE
VCM
AIN
AIN
+
2.2
F
THIRD PIPELINED
ADC STAGE
OUTPUT
DRIVERS
CONTROL
LOGIC
SHDN
OF
D13
D0
SHDNA (Pin 59): Channel A Shutdown Mode Selection
Pin. Connecting SHDNA to GND and OEA to GND results
in normal operation with the outputs enabled. Connecting
SHDNA to GND and OEA to VDD results in normal opera-
tion with the outputs at high impedance. Connecting
SHDNA to VDD and OEA to GND results in nap mode with
the outputs at high impedance. Connecting SHDNA to VDD
and OEA to VDD results in sleep mode with the outputs at
high impedance.
MODE (Pin 60): Output Format and Clock Duty Cycle
Stabilizer Selection Pin. Note that MODE controls both
channels. Connecting MODE to GND selects offset binary
output format and turns the clock duty cycle stabilizer off.
1/3 VDD selects offset binary output format and turns the
clock duty cycle stabilizer on. 2/3 VDD selects 2’s comple-
ment output format and turns the clock duty cycle
UU
U
PI FU CTIO S
stabilizer on. VDD selects 2’s complement output format
and turns the clock duty cycle stabilizer off.
VCMA (Pin 61): Channel A 1.5V Output and Input Common
Mode Bias. Bypass to ground with 2.2
F ceramic chip
capacitor. Do not connect to VCMB.
SENSEA (Pin 62): Channel A Reference Programming Pin.
Connecting SENSEA to VCMA selects the internal reference
and a
±0.5V input range. VDD selects the internal reference
and a
±1V input range. An external reference greater than
0.5V and less than 1V applied to SENSEA selects an input
range of
±VSENSEA. ±1V is the largest valid input range.
GND (Exposed Pad) (Pin 65): ADC Power Ground. The
Exposed Pad on the bottom of the package needs to be
soldered to ground.
FUNCTIONAL BLOCK DIAGRA
UU
W
Figure 1. Functional Block Diagram (Only One Channel is Shown)
相關(guān)PDF資料
PDF描述
LTC2285CUP#PBF IC ADC DUAL 14BIT 125MSPS 64QFN
LTC2289IUP#PBF IC ADC DUAL 10BIT 80MSPS 64QFN
LTC2290IUP#TRPBF IC ADC DUAL 12BIT 10MSPS 64QFN
LTC2298IUP#PBF IC ADC DUAL 14BIT 65MSPS 64QFN
LTC2305CDE#TRPBF IC ADC 12-BIT 2CHN 12-DFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2284IUP 制造商:Linear Technology 功能描述:ADC Dual Pipelined 105Msps 14-bit Parallel 64-Pin QFN EP
LTC2284IUP#PBF 功能描述:IC ADC DUAL 14BIT 105MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
LTC2284IUP#PBF 制造商:Linear Technology 功能描述:A/D Converter (A-D) IC 制造商:Linear Technology 功能描述:IC, ADC, 14BIT, 105MSPS, QFN-64
LTC2284IUP#TRPBF 功能描述:IC ADC DUAL 14BIT 105MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端,單極
LTC2284UP 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 14-Bit, 105Msps Low Power 3V ADC