- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10121 > LTC2293IUP#TRPBF (Linear Technology)IC ADC DUAL 12BIT 65MSPS 64QFN PDF資料下載
參數資料
| 型號： | LTC2293IUP#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數： | 13/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC DUAL 12BIT 65MSPS 64QFN |
| 標準包裝： | 2,000 |
| 位數： | 12 |
| 采樣率（每秒）： | 65M |
| 數據接口： | 并聯(lián) |
| 轉換器數目： | 2 |
| 功率耗散（最大）： | 495mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-WFQFN 裸露焊盤 |
| 供應商設備封裝： | 64-QFN（9x9） |
| 包裝： | 帶卷 (TR) |
| 輸入數目和類型： | 2 個單端，雙極; 2 個差分, 雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
LTC2293/LTC2292/LTC2291
20
229321fa
CLK
5pF-30pF
ETC1-1T
0.1
F
VCM
FERRITE
BEAD
DIFFERENTIAL
CLOCK
INPUT
229321 F13
LTC2293
LTC2292
LTC2291
CLK
100
0.1
F
4.7
F
FERRITE
BEAD
CLEAN
SUPPLY
IF LVDS USE FIN1002 OR FIN1018.
FOR PECL, USE AZ1000ELT21 OR SIMILAR
229321 F12
LTC2293
LTC2292
LTC2291
APPLICATIO S I FOR ATIO
WU
UU
The noise performance of the LTC2293/LTC2292/LTC2291
can depend on the clock signal quality as much as on the
analog input. Any noise present on the clock signal will
result in additional aperture jitter that will be RMS summed
with the inherent ADC aperture jitter.
In applications where jitter is critical, such as when digitiz-
ing high input frequencies, use as large an amplitude as
possible. Also, if the ADC is clocked with a sinusoidal
signal, filter the CLK signal to reduce wideband noise and
distortion products generated by the source.
It is recommended that CLKA and CLKB are shorted
together and driven by the same clock source. If a small
time delay is desired between when the two channels
sample the analog inputs, CLKA and CLKB can be driven
by two different signals. If this delay exceeds 1ns, the
performance of the part may degrade. CLKA and CLKB
should not be driven by asynchronous signals.
Figures 12 and 13 show alternatives for converting a
differential clock to the single-ended CLK input. The use of
a transformer provides no incremental contribution to
phase noise. The LVDS or PECL to CMOS translators
provide little degradation below 70MHz, but at 140MHz
will degrade the SNR compared to the transformer solu-
tion. The nature of the received signals also has a large
bearing on how much SNR degradation will be experi-
enced. For high crest factor signals such as WCDMA or
OFDM, where the nominal power level must be at least 6dB
to 8dB below full scale, the use of these translators will
have a lesser impact.
Figure 11. Sinusoidal Single-Ended CLK Drive
CLK
50
0.1
F
0.1
F
4.7
F
1k
FERRITE
BEAD
CLEAN
SUPPLY
SINUSOIDAL
CLOCK
INPUT
229321 F11
NC7SVU04
LTC2293
LTC2292
LTC2291
The transformer in the example may be terminated with
the appropriate termination for the signaling in use. The
use of a transformer with a 1:4 impedance ratio may be
desirable in cases where lower voltage differential signals
are considered. The center tap may be bypassed to ground
through a capacitor close to the ADC if the differential
signals originate on a different plane. The use of a capaci-
tor at the input may result in peaking, and depending on
transmission line length may require a 10
to 20 ohm
series resistor to act as both a low pass filter for high
frequency noise that may be induced into the clock line by
neighboring digital signals, as well as a damping mecha-
nism for reflections.
Figure 12. CLK Drive Using an LVDS or PECL to CMOS Converter
Figure 13. LVDS or PECL CLK Drive Using a Transformer
相關PDF資料 |
PDF描述 |
|---|---|
| GTC06AF-14S-2P | CONN PLUG 4POS STRAIGHT W/PINS |
| MS3106F16S-5PW | CONN PLUG 3POS STRAIGHT W/PINS |
| VE-23B-IW-F2 | CONVERTER MOD DC/DC 95V 100W |
| MS27508E16A35PA | CONN RCPT 55POS BOX MNT W/PINS |
| VI-B4R-MY | CONVERTER MOD DC/DC 7.5V 50W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LTC2293UP | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 12-Bit, 65/40/25Msps Low Power 3V ADCs |
| LTC2294 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 125/105Msps Low Power 3V ADCs |
| LTC2294CUP | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 12-Bit, 80Msps Low Power 3V ADC |
| LTC2294CUP#PBF | 功能描述:IC ADC DUAL 12BIT 80MSPS 64QFN RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率（每秒）:1M 數據接口:串行，SPI? 轉換器數目:1 功率耗散（最大）:- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數目和類型:8 個單端，單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| LTC2294CUP#TRPBF | 功能描述:IC ADC DUAL 12BIT 80MSPS 64QFN RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率（每秒）:83k 數據接口:串行，并聯(lián) 轉換器數目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。