- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10101 > LTC2367IDE-18#PBF (Linear Technology)IC ADC 18BIT 500K 1CH 16DFN PDF資料下載
參數(shù)資料
| 型號： | LTC2367IDE-18#PBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 6/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 18BIT 500K 1CH 16DFN |
| 產(chǎn)品培訓模塊： | LTC2369- 18-/16-bit Pseudo-Differential SAR ADC Family Overview |
| 標準包裝： | 91 |
| 位數(shù)： | 18 |
| 采樣率（每秒）： | 500k |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 8mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-WFDFN 裸露焊盤 |
| 供應商設(shè)備封裝： | 16-DFN（4x3） |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個偽差分，單極 |
| 配用： | DC1813A-G-ND - BOARD SAR ADC LTC2367-18 |
LTC2367-18
14
236718f
APPLICATIONS INFORMATION
Power Supply Sequencing
The LTC2367-18 does not have any specific power supply
sequencing requirements. Care should be taken to adhere
to the maximum voltage relationships described in the
Absolute Maximum Ratings section. The LTC2367-18
has a power-on-reset (POR) circuit that will reset the
LTC2367-18 at initial power-up or whenever the power
supply voltage drops below 1V. Once the supply voltage
re-enters the nominal supply voltage range, the POR will
reinitialize the ADC. No conversions should be initiated
until 20s after a POR event to ensure the reinitialization
period has ended. Any conversions initiated before this
time will produce invalid results.
TIMING AND CONTROL
CNV Timing
The LTC2367-18 conversion is controlled by CNV. A ris-
ing edge on CNV will start a conversion and power up the
LTC2367-18.Onceaconversionhasbeeninitiated,itcannot
berestarteduntiltheconversioniscomplete.Foroptimum
performance, CNV should be driven by a clean low jitter
signal. Converter status is indicated by the BUSY output
which remains high while the conversion is in progress.
To ensure that no errors occur in the digitized results, any
additional transitions on CNV should occur within 40ns
from the start of the conversion or after the conversion
has been completed. Once the conversion has completed,
the LTC2367-18 powers down and begins acquiring the
input signal.
Acquisition
AproprietarysamplingarchitectureallowstheLTC2367-18
to begin acquiring the input signal for the next conver-
sion 527ns after the start of the current conversion. This
extends the acquisition time to 1.460s, easing settling
requirements and allowing the use of extremely low power
ADC drivers. (Refer to the Timing Diagram.)
Internal Conversion Clock
The LTC2367-18 has an internal clock that is trimmed to
achieve a maximum conversion time of 1.5s.
Auto Power-Down
The LTC2367-18 automatically powers down after a
conversion has been completed and powers up once a
new conversion is initiated on the rising edge of CNV.
During power down, data from the last conversion can
be clocked out. To minimize power dissipation during
power down, disable SDO and turn off SCK. The auto
power-down feature will reduce the power dissipation of
the LTC2367-18 as the sampling frequency is reduced.
Since power is consumed only during a conversion, the
LTC2367-18remainspowereddownforalargerfractionof
the conversion cycle (tCYC) at lower sample rates, thereby
reducing the average power dissipation which scales with
the sampling rate as shown in Figure 9.
DIGITAL INTERFACE
The LTC2367-18 has a serial digital interface. The flexible
OVDD supply allows the LTC2367-18 to communicate with
any digital logic operating between 1.8V and 5V, including
2.5V and 3.3V systems.
The serial output data is clocked out on the SDO pin when
anexternalclockisappliedtotheSCKpinifSDOisenabled.
Clocking out the data after the conversion will yield the
best performance. With a shift clock frequency of at least
40MHz, a 500ksps throughput is still achieved. The serial
output data changes state on the rising edge of SCK and
can be captured on the falling edge or next rising edge of
SCK. D17 remains valid till the first rising edge of SCK.
Figure 9. Power Supply Current of the LTC2367-18
Versus Sampling Rate
SAMPLING RATE (kHz)
1
0
POWER
SUPPLY
CURRENT
(mA)
0.5
1.0
1.5
2.0
2.5
3.0
100
200
300
400
IVDD
IREF
IOVDD
236718 F09
500
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72V205L20TF | IC FIFO SYNC 16KX9 20NS 64QFP |
| VI-23F-IW-F2 | CONVERTER MOD DC/DC 72V 100W |
| IDT72V205L20PF | IC FIFO SYNC 16KX9 20NS 64QFP |
| VI-23D-IX-B1 | CONVERTER MOD DC/DC 85V 75W |
| AD7665ASTZ | IC ADC 16BIT CMOS 5V 48-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2367IMS-16#PBF | 功能描述:IC ADC 16BIT SPI/SRL 500K 16MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| LTC2367IMS-16#PBF | 制造商:Linear Technology 功能描述:ADC 16BIT 500KSPS SPI MSOP-16 |
| LTC2367IMS-16#TRPBF | 功能描述:IC ADC 16BIT SPI/SRL 500K 16MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| LTC2367IMS-18#PBF | 功能描述:IC ADC 18BIT 500K 1CH 16MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| LTC2367IMS-18#TRPBF | 功能描述:IC ADC 18BIT 500K 1CH 16MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。