- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377769 > LTC2404I (Linear Technology Corporation) 18-Bit Universal Bus Driver With 3-State Outputs 56-TSSOP -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | LTC2404I |
| 廠商： | Linear Technology Corporation |
| 英文描述： | 18-Bit Universal Bus Driver With 3-State Outputs 56-TSSOP -40 to 85 |
| 中文描述： | 4-/8-Channel 24位ADC的無延遲uPower |
| 文件頁數(shù)： | 21/36頁 |
| 文件大小： | 351K |
| 代理商： | LTC2404I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
21
LTC2404/LTC2408
APPLICATIO
S I
FOR
ATIO
U
to the SCK pin. This signal may be used to shift the
conversion result into external circuitry. EOC can be
latched on the first rising edge of SCK and the last bit of the
conversion result on the 32nd rising edge of SCK. After the
32nd rising edge, SDO goes HIGH (EOC = 1), SCK stays
HIGH, and a new conversion starts.
While operating in the internal serial clock mode, the SCK
output of the ADC may be used as the multiplexer clock
(CLK). D
IN
is latched into the multiplexer on the rising
edge of CLK. As shown in Figure 10, the multiplexer
channel is selected by serial shifting a 4-bit word into the
D
IN
pin on the rising edge of CLK. The first bit is an enable
bit which must be HIGH in order to program a channel. The
next three bits determine which channel is selected, see
Table 3. On the rising edge of CSADC (falling edge of
CSMUX), the new channel is selected and will be valid for
the next conversion. If D
IN
is held LOW during the data
output state, the previous channel selection remains valid.
W
U
U
Typically, CSADC remains LOW during the data output
state. However, the data output state may be aborted by
pulling CSADC HIGH anytime between the first and 32nd
rising edge of SCK, see Figure 11. On the rising edge of
CSADC, the device aborts the data output state and
immediately initiates a new conversion. This is useful for
systems not requiring all 32 bits of output data, aborting
an invalid conversion cycle, or synchronizing the start of
a conversion. If CSADC is pulled HIGH while the con-
verter is driving SCK LOW, the internal pull-up is not
available to restore SCK to a logic HIGH state. This will
cause the device to exit the internal serial clock mode on
the next falling edge of CSADC. This can be avoided by
adding an external 10k pull-up resistor to the SCK pin or
by never pulling CSADC HIGH when SCK is LOW.
Whenever SCK is LOW, the LTC2404/LTC2408’s internal
pull-up at pin SCK is disabled. Normally, SCK is not
externally driven if the device is in the internal SCK timing
SCKCLK
SDO
D
IN
CSADC
CSMUX
t
EOCtest
MSB
EXR
SIG
BIT8
BIT12 BIT11 BIT10 BIT9
BIT27BIT26
BIT28
BIT29
BIT30
BIT31
24048 F11
TEST EOC
DON’T CARE
DON’T CARE
EN
D2
D1
D0
HI-Z
HI-Z
HI-Z
TEST EOC
TEST EOC
V
CC
CS
10k
F
O
V
REF
CSMUX
CSADC
SCK
CLK
MUXOUT
ADCIN
D
IN
SDO
GND
0.1V
TO V
CC
–0.12V
REF
TO 1.12V
REF
CH0
TO CH7
2.7V TO 5.5V
LTC2404/LTC2408
= 50Hz REJECTION
= EXTERNAL OSCILLATOR
= 60Hz REJECTION
V
CC
Figure 11. Internal Serial Clock with Reduced Data Output Length Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2408 | 18-Bit Universal Bus Driver With 3-State Outputs 56-TVSOP -40 to 85 |
| LTC2408C | 20-Bit Universal Bus Driver With 3-State Outputs 56-TSSOP -40 to 85 |
| LTC2408CG | 4-/8-Channel 24-Bit uPower No Latency ADCs |
| LTC2408I | 20-Bit Universal Bus Driver With 3-State Outputs 56-TVSOP -40 to 85 |
| LTC2408IG | 4-/8-Channel 24-Bit uPower No Latency ADCs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2404IG | 功能描述:IC ADC 24BIT 4CH MICROPWR 28SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| LTC2404IG#PBF | 功能描述:IC ADC 24BIT 4CH MICROPWR 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| LTC2404IG#TR | 功能描述:IC ADC 24BIT 4CH MICROPWR 28SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| LTC2404IG#TRPBF | 功能描述:IC ADC 24BIT 4CH MICROPWR 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| LTC2404IGPBF | 制造商:linear 功能描述:_ |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。