- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8604 > LTC2600CGN (Linear Technology)IC DAC OCTAL R-R 16BIT 16SSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC2600CGN |
| 廠商： | Linear Technology |
| 文件頁(yè)數(shù)： | 4/20頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC OCTAL R-R 16BIT 16SSOP |
| 標(biāo)準(zhǔn)包裝： | 100 |
| 設(shè)置時(shí)間： | 10µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 8 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 20mW |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 8 電壓，單極 |
| 采樣率（每秒）： | * |
| 配用： | DC579A-ND - BOARD DAC LTC2600 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
LTC2600/LTC2610/LTC2620
12
2600fe
OPERATION
Power-On Reset
The LTC2600/LTC2610/LTC2620 clear the outputs to
zero-scale when power is rst applied, making system
initialization consistent and repeatable.
Forsomeapplications,downstreamcircuitsareactiveduring
DAC power-up, and may be sensitive to nonzero outputs
from the DAC during this time. The LTC2600/2610/2620
contain circuitry to reduce the power-on glitch: the analog
outputs typically rise less than 10mV above zero-scale
during power on if the power supply is ramped to 5V in 1ms
or more. In general, the glitch amplitude decreases as the
power supply ramp time is increased. See Power-On Reset
Glitch in the Typical Performance Characteristics section.
Power Supply Sequencing
The voltage at REF (Pin 6) should be kept within the
range –0.3V ≤ VREF ≤ VCC + 0.3V (see Absolute Maximum
Ratings). Particular care should be taken to observe these
limits during power supply turn-on and turn-off sequences,
when the voltage at VCC (Pin 16) is in transition.
Transfer Function
The digital-to-analog transfer function is:
V
k
V
OUT IDEAL
N
REF
() =
2
where k is the decimal equivalent of the binary DAC
input code, N is the resolution and VREF is the voltage at
REF (Pin 6).
Serial Interface
The CS/LD input is level triggered. When this input is taken
low, it acts as a chip-select signal, powering on the SDI and
SCK buffers and enabling the input shift register. Data (SDI
input) is transferred at the next 24 rising SCK edges. The
4-bit command, C3-C0, is loaded rst; then the 4-bit DAC
address, A3-A0; and nally the 16-bit data word. The data
word comprises the 16-, 14- or 12-bit input code, ordered
MSB-to-LSB, followed by 0, 2 or 4 don’t-care bits (LTC2600,
LTC2610 and LTC2620 respectively). Data can only be
transferred to the device when the CS/LD signal is low.The
rising edge of CS/LD ends the data transfer and causes the
device to carry out the action specied in the 24-bit input
word. The complete sequence is shown in Figure 2a.
The command (C3-C0) and address (A3-A0) assignments
are shown in Table 1. The rst four commands in the table
consist of write and update operations. A write operation
loads a 16-bit data word from the 32-bit shift register
into the input register of the selected DAC, n. An update
operation copies the data word from the input register to
the DAC register. Once copied into the DAC register, the
data word becomes the active 16-, 14- or 12-bit input
code, and is converted to an analog voltage at the DAC
output. The update operation also powers up the selected
DAC if it had been in power-down mode. The data path
and registers are shown in the Block Diagram.
While the minimum input word is 24 bits, it may optionally
be extended to 32 bits. To use the 32-bit word width, 8
don’t-care bits are transferred to the device rst, followed
by the 24-bit word as just described. Figure 2b shows the
Table 1.
COMMAND*
C3
C2
C1
C0
0000
Write to Input Register n
0001
Update (Power Up) DAC Register n
0010
Write to Input Register n, Update (Power Up) All n
0011
Write to and Update (Power Up) n
0100
Power Down n
1111
No Operation
*Command and address codes not shown are reserved and should not be used.
ADDRESS (n)*
A3
A2
A1
A0
0000
DAC A
0001
DAC B
0010
DAC C
0011
DAC D
0100
DAC E
0101
DAC F
0110
DAC G
0111
DAC H
1111
All DACs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7545JNZ | IC DAC 12BIT MULTIPLYING 20-DIP |
| MAX9005ESA+T | IC OP AMP LP HI SPEED 8-SOIC |
| MAX9005EUA+T | IC OP AMP LP HI SPEED 8-UMAX |
| MAX4373TEUA+TG071 | IC AMP CURRENT SENSE VOUT 8UMAX |
| AD9754ARU | IC DAC 14BIT 125MSPS 28-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2600CGN#PBF | 功能描述:IC DAC OCTAL R-R 16BIT 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF) |
| LTC2600CGN#PBF | 制造商:Linear Technology 功能描述:IC 16BIT DAC OCTAL RR 16SSOP 制造商:Linear Technology 功能描述:IC, 16BIT DAC, OCTAL, RR, 16SSOP |
| LTC2600CGN#TR | 功能描述:IC DAC R-R 16-BIT OCTAL 16-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| LTC2600CGN#TRPBF | 功能描述:IC DAC OCTAL R-R 16BIT 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| LTC2600CGNPBF | 制造商:Linear Technology 功能描述:DAC 16-Bit Octal Rail-to-Rail Out SSOP16 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。