參數(shù)資料
型號(hào): LTC2605IGN#TRPBF
廠商: Linear Technology
文件頁數(shù): 5/18頁
文件大小: 0K
描述: IC DAC 16BIT OCT I2C 16-SSOP
標(biāo)準(zhǔn)包裝: 2,500
設(shè)置時(shí)間: 10µs
位數(shù): 16
數(shù)據(jù)接口: I²C
轉(zhuǎn)換器數(shù)目: 8
電壓電源: 單電源
功率耗散(最大): 6mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 16-SSOP(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 16-SSOP
包裝: 帶卷 (TR)
輸出數(shù)目和類型: 8 電壓,單極
采樣率(每秒): *
配用: DC935A-ND - BOARD DAC LTC2605
LTC2605/LTC2615/LTC2625
13
2605fa
OPERATION
The format of the three data bytes is shown in Figure 2.
The rst byte of the input word consists of the 4-bit com-
mand and 4-bit DAC address. The next two bytes consist
of the 16-bit data word. The 16-bit data word consists of
the 16-, 14- or 12-bit input code, MSB to LSB, followed by
0, 2 or 4 don’t care bits (LTC2605, LTC2615 and LTC2625
respectively). A typical I2C write transaction is shown in
Figure 3.
The command (C3-C0) and address (A3-A0) assignments
are shown in Table 1. The rst four commands in the table
consist of write and update operations. A write operation
loads the 16-bit data word from the 32-bit shift register
into the input register of the selected DAC, n. An update
operation copies the data word from the input register to
the DAC register. Once copied into the DAC register, the
data word becomes the active 16-, 14- or 12-bit input
code, and is converted to an analog voltage at the DAC
output. The update operation also powers up the selected
DAC if it had been in power-down mode. The data path
and registers are shown in the Block Diagram.
Power-Down Mode
For power-constrained applications, power-down mode
can be used to reduce the supply current whenever less
than eight outputs are needed. When in power down, the
buffer ampliers and reference inputs are disabled and
draw essentially zero current. The DAC outputs are put into
a high impedance state, and the output pins are passively
pulled to ground through individual 90k resistors. When
all eight DACs are powered down, the bias generation
circuit is also disabled. Input and DAC registers are not
disturbed during power down.
Any channel or combination of channels can be put into
power-down mode by using command 0100b in combi-
nation with the appropriate DAC address, (n). The 16-bit
data word is ignored. The supply and reference currents
are reduced by approximately 1/8 for each DAC powered
down; the effective resistance at REF (Pin 6) rises accord-
ingly, becoming a high impedance input (typically >1GΩ)
when all eight DACs are powered down.
Normal operation can be resumed by executing any com-
mand which includes a DAC update, as shown in Table 1.
The selected DAC is powered up as its voltage output is
updated.
There is an initial delay as the DAC powers up before it
begins its usual settling behavior. If less than eight DACs
are in a powered-down state prior to the updated com-
mand, the power-up delay is 5μs. If, on the other hand,
all eight DACs are powered down, then the bias genera-
tion circuit is also disabled and must be restarted. In this
case, the power-up delay is greater: 12μs for VCC = 5V,
30μs for VCC = 3V.
S
INPUT WORD
WRITE WORD PROTOCOL FOR LTC2605/LTC2615/LTC2625
INPUT WORD (LTC2605)
SLAVE ADDRESS
W
A
1ST DATA BYTE
2ND DATA BYTE
A
3RD DATA BYTE
AP
2605 F02
1ST DATA BYTE
2ND DATA BYTE
3RD DATA BYTE
1ST DATA BYTE
2ND DATA BYTE
3RD DATA BYTE
1ST DATA BYTE
2ND DATA BYTE
3RD DATA BYTE
C3
C2
C1
C0
A3
A2
A1
A0
D13
D14
D15
D12 D11 D10 D9
D8
D7 D6
D5
D4
D3
D2
D1 D0
INPUT WORD (LTC2615)
C3
C2
C1
C0
A3
A2
A1
A0
D11
D12
D13
D10 D9
D8
D7
D6
D5 D4
D3
D2
D1
D0
X
INPUT WORD (LTC2625)
C3
C2
C1
C0
A3
A2
A1
A0
D9
D10
D11
D8
D7
D6
D5
D4
D3 D2
D1
D0
X
Figure 2
相關(guān)PDF資料
PDF描述
VE-24Y-MW-B1 CONVERTER MOD DC/DC 3.3V 66W
VE-24X-MY-B1 CONVERTER MOD DC/DC 5.2V 50W
VE-24W-MY-B1 CONVERTER MOD DC/DC 5.5V 50W
AD7847AR-REEL IC DAC 12BIT DUAL MULT 24-SOIC
VE-24V-MY-B1 CONVERTER MOD DC/DC 5.8V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2606CDD#PBF 功能描述:IC DAC 16BIT I2C V-OUT 10-DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
LTC2606CDD#TRPBF 功能描述:IC DAC 16BIT I2C V-OUT 10-DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散(最大):2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP(4x3) 包裝:管件 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
LTC2606CDD-1#PBF 功能描述:IC DAC 16BIT I2C V-OUT 10-DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散(最大):2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP(4x3) 包裝:管件 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
LTC2606CDD-1#TRPBF 功能描述:IC DAC 16BIT I2C V-OUT 10-DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率(每秒):*
LTC2606CDDPBF 制造商:Linear Technology 功能描述:DAC 16-Bit Rail-to-Rail with I2C DFN10EP