- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄39421 > LTC2631ACTS8-LZ12#TRMPBF (LINEAR TECHNOLOGY CORP) SERIAL INPUT LOADING, 4.1 us SETTLING TIME, 12-BIT DAC, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | LTC2631ACTS8-LZ12#TRMPBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 4.1 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| 封裝： | LEAD FREE, PLASTIC, MO-193, TSOT-23, 8 PIN |
| 文件頁數(shù)： | 3/28頁 |
| 文件大?。?/td> | 349K |
| 代理商： | LTC2631ACTS8-LZ12#TRMPBF |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
LTC2631
11
2631fa
TIMING CHARACTERISTICS The l denotes the specications which apply over the full operating temperature
range, otherwise specications are at TA = 25°C. VCC = 4.5V to 5.5V. (See Figure 1) (Note 13).
LTC2631-HM12/-HM10/-HM8/-HZ12/-HZ10/-HZ8, LTC2631A-HM12/-HZ12 (VFS = 4.096V)
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
fSCL
SCL Clock Frequency
l
0
400
kHz
tHD(STA)
Hold Time (Repeated) Start Condition
l
0.6
μs
tLOW
Low Period of the SCL Clock Pin
l
1.3
μs
tHIGH
High Period of the SCL Clock Pin
l
0.6
μs
tSU(STA)
Set-Up Time for a Repeated Start Condition
l
0.6
μs
tHD(DAT)
Data Hold Time
l
0
0.9
μs
tSU(DAT)
Data Set-Up Time
l
100
ns
tr
Rise Time of Both SDA and SCL Signals
(Note 12)
l 20 + 0.1CB
300
ns
tf
Fall Time of Both SDA and SCL Signals
(Note 12)
l 20 + 0.1CB
300
ns
tSU(STO)
Set-Up Time for Stop Condition
l
0.6
μs
tBUF
Bus Free Time Between a Stop and Start Condition
l
1.3
μs
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: All voltages are with respect to GND.
Note 3: High temperatures degrade operating lifetimes. Operating lifetime
is derated at temperatures greater than 105°C.
Note 4: Linearity and monotonicity are dened from code kL to code
2N – 1, where N is the resolution and kL is given by kL = 0.016 (2N/ VFS),
rounded to the nearest whole code. For VFS = 2.5V and N = 12, kL = 26 and
linearity is dened from code 26 to code 4,095. For VFS = 4.096V and
N = 12, kL = 16 and linearity is dened from code 16 to code 4,095.
Note 5: Inferred from measurement at code 16 (LTC2631-12), code 4
(LTC2631-10) or code 1 (LTC2631-8), and at full scale.
Note 6: This IC includes current limiting that is intended to protect the
device during momentary overload conditions. Junction temperature can
exceed the rated maximum during current limiting. Continuous operation
above the specied maximum operating junction temperature may impair
device reliability.
Note 7: Digital inputs at 0V or VCC.
Note 8: Guaranteed by design and not production tested.
Note 9: Internal Reference mode. DAC is stepped 1/4 scale to 3/4 scale
and 3/4 scale to 1/4 scale. Load is 2kΩ in parallel with 100pF to GND.
Note 10: Temperature coefcient is calculated by dividing the maximum
change in output voltage by the specied temperature range.
Note 11: Maximum VIH = VCC(MAX) + 0.5V
Note 12: CB = capacitance of one bus line in pF
Note 13: All values refer to VIH = VIH(MIN) and VIL = VIL(MAX) levels.
Note 14: Minimum VIL exceeds the Absolute Maximum rating. This
condition won’t damage the IC, but could degrade performance.
Note 15: Full-scale error is determined using the reference voltage
measured at the REF pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2631AHTS8-HM12#TRMPBF | SERIAL INPUT LOADING, 4.6 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| LTC2631AHTS8-HM12#TRPBF | SERIAL INPUT LOADING, 4.6 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| LTC2631AHTS8-HZ12#TRMPBF | SERIAL INPUT LOADING, 4.6 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| LTC2631AHTS8-LM12#TRPBF | SERIAL INPUT LOADING, 4.1 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| LTC2631AHTS8-LZ12#TRMPBF | SERIAL INPUT LOADING, 4.1 us SETTLING TIME, 12-BIT DAC, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2631AHTS8-HM12#TRMPBF | 功能描述:IC DAC 12BIT VOUT TSOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:58 系列:- 設(shè)置時間:6µs 位數(shù):8 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:4 電壓電源:雙 ± 功率耗散（最大）:640mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:24-SSOP 包裝:管件 輸出數(shù)目和類型:4 電壓，單極；4 電壓，雙極 采樣率（每秒）:* |
| LTC2631AHTS8-HM12#TRPBF | 功能描述:IC DAC 12BIT VOUT TSOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:58 系列:- 設(shè)置時間:6µs 位數(shù):8 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:4 電壓電源:雙 ± 功率耗散（最大）:640mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:24-SSOP 包裝:管件 輸出數(shù)目和類型:4 電壓，單極；4 電壓，雙極 采樣率（每秒）:* |
| LTC2631AHTS8-HZ12#TRMPBF | 功能描述:IC DAC 12BIT VOUT TSOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:58 系列:- 設(shè)置時間:6µs 位數(shù):8 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:4 電壓電源:雙 ± 功率耗散（最大）:640mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:24-SSOP 包裝:管件 輸出數(shù)目和類型:4 電壓，單極；4 電壓，雙極 采樣率（每秒）:* |
| LTC2631AHTS8-HZ12#TRPBF | 功能描述:IC DAC 12BIT VOUT TSOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:58 系列:- 設(shè)置時間:6µs 位數(shù):8 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:4 電壓電源:雙 ± 功率耗散（最大）:640mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:24-SSOP 包裝:管件 輸出數(shù)目和類型:4 電壓，單極；4 電壓，雙極 采樣率（每秒）:* |
| LTC2631AHTS8-LM12#TRMPBF | 功能描述:IC DAC 12BIT VOUT TSOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:58 系列:- 設(shè)置時間:6µs 位數(shù):8 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:4 電壓電源:雙 ± 功率耗散（最大）:640mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:24-SSOP 包裝:管件 輸出數(shù)目和類型:4 電壓，單極；4 電壓，雙極 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。