For more information www.linear.com/LTC2641 as the external reference remain" />
參數(shù)資料
型號: LTC2642AIDD-16#PBF
廠商: Linear Technology
文件頁數(shù): 10/24頁
文件大小: 0K
描述: IC DAC 16BIT VOUT 10-DFN
標準包裝: 121
設置時間: 1µs
位數(shù): 16
數(shù)據(jù)接口: 串行
轉換器數(shù)目: 1
電壓電源: 單電源
功率耗散(最大): 600µW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 10-WFDFN 裸露焊盤
供應商設備封裝: 10-DFN(3x3)
包裝: 管件
輸出數(shù)目和類型: 1 電壓,單極;1 電壓,雙極
采樣率(每秒): *
LTC2641/LTC2642
18
26412fc
For more information www.linear.com/LTC2641
as the external reference remains stable with the added
capacative loading.
Digital Inputs and Interface Logic
All of the digital inputs include Schmitt-trigger buffers
to accept slow transition interfaces. This means that op-
tocuplers can interface directly to the LTC2641/LTC2642
without additional external logic. Digital input hysteresis
is typically 150mV.
The digital inputs are compatible with TTL/CMOS-logic
levels. However, rail-to-rail (CMOS) logic swings are
preferred, because operating the logic inputs away from
the supply rails generates additional IDD and GND current,
(see Typical Performance Characteristic graph Supply
Current vs Logic Input Voltage).
Digital feedthrough is only 0.2nVs typical, but it is always
preferredtokeepalllogicinputsstaticexceptwhenloading
a new code into the DAC.
Board Layout for Precision
Even a small amount of board leakage can degrade ac-
curacy. The 6nA leakage current into VOUT needed to
generate1LSBoffseterrorcorrespondsto833MΩleakage
resistance from a 5V supply.
The VOUT node is relatively sensitive to capacitive noise
coupling, so minimum trace length, appropriate shielding
and clean board layout are imperative here.
Temperature differences at the DAC, op amp or reference
pins can easily generate tens of microvolts of thermo-
couple voltages. Analog signal traces should be short,
close together and away from heat dissipating compo-
nents. Air currents across the board can also generate
thermocouples.
ThePCboardshouldhaveseparateareasfortheanalogand
digital sections of the circuit. A single, solid ground plane
should be used, with analog and digital signals carefully
routed over separate areas of the plane. This keeps digital
signals away from sensitive analog signals and minimizes
the interaction between digital ground currents and the
analog section of the ground plane.
A “star ground” area should be established by attaching
the LTC2641/LTC2642 GND pin, VREF GND and the DAC
VOUT GND reference terminal to the same area on the
GND plane. Care should be taken to ensure that no large
GND return current paths flow through the “star GND”
area. In particular, the resistance from the LTC2641 GND
pin to the point where the VREF input source connects to
the ground plane should be as low as possible. Excessive
resistance here will be multiplied by the code dependent
IREF current to produce an INL error similar to the error
produced by VREF source resistance. For the LTC2641 in
the S8 package both GND pins, Pin 2 and Pin 7 should
be tied to the same GND plane.
Sourcesofgroundreturncurrentintheanalogareainclude
op amp power supply bypass capacitors and the GND
connection for single supply amps. A useful technique
for minimizing errors is to use a separate board layer
for power ground return connections, and reserve one
ground plane layer for low current “signal” GND connec-
tions. The “signal”, or “star” GND plane must connected
to the “power” GND plane at a single point, which should
be located near the LTC2641/LTC2642 GND pin.
Ifseparateanaloganddigitalgroundareasexistitisneces-
sary to connect them at a single location, which should be
fairly close to the DAC for digital signal integrity. In some
systems, large GND return currents can flow between the
digital and analog GNDs, especially if different PC boards
are involved. In such cases the digital and analog ground
connection point should not be made right at the “star”
GND area, so the highly sensitive analog signals are not
corrupted.Ifforcedtochoose,alwaysplaceanalogground
quality ahead of digital signal ground. (A few mV of noise
applicaTions inForMaTion
相關PDF資料
PDF描述
LTC2641AIMS8-16#PBF IC DAC 16BIT VOUT 8-MSOP
MAX3964AETP+ IC AMP LIMITING SGNL DET 20-TQFN
MAX9001EUB+ IC OP AMP LP HI SPEED 10-UMAX
AD9717BCPZRL7 IC DAC DUAL 14BIT LO PWR 40LFCSP
MAX9000EUA+ IC OP AMP LP HI SPEED 8-UMAX
相關代理商/技術參數(shù)
參數(shù)描述
LTC2642AIMS-16#PBF 功能描述:IC DAC 16BIT V-OUT 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
LTC2642AIMS-16#TRPBF 功能描述:IC DAC 16BIT V-OUT 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
LTC2642AIMS16PBF 制造商:Linear Technology 功能描述:
LTC2642CDD-12#PBF 功能描述:IC DAC 12BIT VOUT 10-DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
LTC2642CDD-12#TRPBF 功能描述:IC DAC 12BIT VOUT 10-DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉換器數(shù)目:8 電壓電源:單電源 功率耗散(最大):2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應商設備封裝:14-DFN-EP(4x3) 包裝:管件 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*