- 您現在的位置：買賣IC網 > PDF目錄39424 > LTC2752ACLX#PBF (LINEAR TECHNOLOGY CORP) 16-BIT DAC, PQFP48 PDF資料下載
參數資料
| 型號： | LTC2752ACLX#PBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | DAC |
| 英文描述： | 16-BIT DAC, PQFP48 |
| 封裝： | 7 X 7 MM, LEAD FREE, PLASTIC, MS-026, LQFP-48 |
| 文件頁數： | 6/24頁 |
| 文件大?。?/td> | 360K |
| 代理商： | LTC2752ACLX#PBF |
LTC2752
2752f
writing code or span. If a 32-bit input sequence is used,
the first eight bits must be zeros, followed by the same
sequence as for a 24-bit wide input. Figure 3 shows the
input and readback sequences for both 24-bit and 32-bit
operations.
When CS/LD is low, the SRO pin (Serial Readback Output)
is an active output.The readback data begins after the
command (C3-C0) and address (A3-A0) words have been
shifted into SDI. SRO outputs a logic low (when CS/LD
is low) until the readback data begins. For a 24-bit input
sequence, the 16 readback bits are shifted out on the
falling edges of clocks 8-23, suitable for shifting into a
microprocessor on the rising edges of clocks 9-24. For a
32-bit sequence, the bits are shifted out on clocks 16-31;
see Figure 3b.
When CS/LD is high, the SRO pin presents a high imped-
ance (three-state) output.
LDAC is an asynchronous update pin. When LDAC is
taken low, all DACs are updated with code and span data
(data in the Input buffers is copied into the DAC buffers).
CS/LD must be high during this operation; otherwise
LDAC is locked out and will have no effect. The use of
LDAC is functionally identical to the “Update All DACs”
serial input command.
The codes for the command word (C3-C0) are defined in
Table 1; Table 2 defines the codes for the address word
(A3-A0).
Readback
In addition to the Input and DAC registers, each DAC has
one Readback register associated with it. When a Read
command is issued to a DAC, the contents of one of its
four buffers (Input and DAC registers for each of Span
operaTion
and Code) is copied into its Readback register and seri-
ally shifted out through the SRO pin. Figure 3 shows the
loading and readback sequences.
Inthedatafield(D15-D0)ofanynon-readinstructioncycle,
SRO shifts out the contents of the buffer that was specified
in the preceding command. This “rolling readback” default
mode of operation can dramatically reduce the number
of instruction cycles needed, since any command can be
verified during succeeding commands with no additional
overhead. See Figure 4. Table 1 shows the storage location
(‘readback pointer’) of the data which will be output from
SRO during the next instruction.
ForReadcommands,thedataisshiftedoutduringtheRead
instruction itself (on the 16 falling SCK edges immediately
after the last address bit is shifted in on SDI). When check-
ing the span of a DAC using SRO, the span bits are the last
four bits shifted out, corresponding to their sequence and
positions when writing a span. See Figure 3.
Span Readback in Manual Span Configuration
If a Span DAC register is chosen for readback, SRO re-
sponds by outputting the actual output span; this is true
whether the LTC2752 is configured for SoftSpan (M-SPAN
tied to GND) or manual span (M-SPAN tied to VDD) use.
In SoftSpan configuration, SRO outputs the span code
from the Span DAC register (programmed through the
SPI port). In manual span configuration, the active span
is controlled by pins S2, S1 and S0, so SRO outputs the
logic values of these pins. The span code bits S2, S1 and
S0 always appear in the same order and positions in the
SRO output sequence; see Figure 3.
相關PDF資料 |
PDF描述 |
|---|---|
| LTC2752BCLX#PBF | 16-BIT DAC, PQFP48 |
| LTC2752BILX#PBF | 16-BIT DAC, PQFP48 |
| LTC2757ACLX#PBF | PARALLEL, WORD INPUT LOADING, 2.1 us SETTLING TIME, 18-BIT DAC, PQFP48 |
| LTC2757AILX#PBF | PARALLEL, WORD INPUT LOADING, 2.1 us SETTLING TIME, 18-BIT DAC, PQFP48 |
| LTC2757BILX#PBF | PARALLEL, WORD INPUT LOADING, 2.1 us SETTLING TIME, 18-BIT DAC, PQFP48 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LTC2752AILX#PBF | 功能描述:IC DAC 16BIT DUAL CUR OUT 48LQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:SoftSpan™ 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數:16 數據接口:并聯 轉換器數目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| LTC2752BCLX#PBF | 功能描述:IC DAC 16BIT DUAL CUR OUT 48LQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:SoftSpan™ 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數:12 數據接口:串行 轉換器數目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-uMAX 包裝:管件 輸出數目和類型:2 電壓，單極 采樣率（每秒）:* 產品目錄頁面:1398 (CN2011-ZH PDF) |
| LTC2752BILX#PBF | 功能描述:IC DAC 16BIT DUAL CUR OUT 48LQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:SoftSpan™ 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數:16 數據接口:并聯 轉換器數目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| LTC2753ACUK-16#PBF | 功能描述:IC DAC 16BIT DUAL 48-QFN RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:SoftSpan™ 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數:16 數據接口:并聯 轉換器數目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| LTC2753ACUK-16#TRPBF | 功能描述:IC DAC 16BIT DUAL 48-QFN RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:SoftSpan™ 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數:16 數據接口:并聯 轉換器數目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購，3分鐘左右您將得到回復。