參數(shù)資料
型號: LTC4310CDD-2#PBF
廠商: LINEAR TECHNOLOGY CORP
元件分類: 電源管理
英文描述: POWER SUPPLY SUPPORT CKT, PDSO10
封裝: 3 X 3 MM, LEAD FREE, PLASTIC, MO-229WEED-2, DFN-10
文件頁數(shù): 4/20頁
文件大?。?/td> 231K
代理商: LTC4310CDD-2#PBF
LTC4310-1/LTC4310-2
12
431012fa
applicaTions inForMaTion
quiet if it has been idle high for at least 115s, or if a STOP
bit has occurred and both data and clock have remained
high since the STOP bit. This functionality makes the
LTC4310 ideal for hot-swapping cards into and out of a
live I2C system. The threshold voltages for the STOP bit
and bus idle comparators are 0.5 VCC.
Stuck Bus Disconnect and Recovery
An internal timer runs whenever SDA, SCL or both are low.
The timer is only reset when both SDA and SCL are high. If
thetimerdoesnotresetwithin37ms,theLTC4310assumes
the bus is stuck low. Accordingly, it ceases driving its SDA
and SCL pins and transmits a special message across the
barrier to inform the other LTC4310. Upon receiving this
message, the other LTC4310 also ceases driving its SDA
and SCL pins. At least 40s after determining the bus
is stuck low, the LTC4310 generates up to sixteen clock
cycles on SCL in an attempt to make the slave release
the SDA line. The LTC4310 stops issuing clocks when the
SDA line releases high, or after sixteen cycles, whichever
comes first. Once the clock pulses have completed, the
LTC4310 issues a STOP bit on SDA and SCL to reset all
devices on the bus.
The LTC4310 reactivates its amplifiers and rise time ac-
celerators when the bus releases high and a STOP bit or
bus idle occurs on both the local and isolated buses, as
previously described in the Start-Up, Data and Clock Hot
Swap Circuitry section. The stuck bus disconnect and re-
covery circuitry is disabled when the LTC4310 is in UVLO,
thermal shutdown and low current shutdown.
Transmit and Receive Circuitry
Transmissions occur on the TXP and TXN pins whenever
the externally driven SDA or SCL logic state changes – in
other words, transmissions are event driven. In addition,
if SDA and SCL do not change state for 1.15ms, the
LTC4310retransmitsthelogicstate.TheTXPandTXNpins
are driven in a pseudo differential fashion. Both pins are
driven to ground when inactive and are driven to 1.25V
(typical)inmatchedsetsofalternating35nspulsestosend
information across the barrier to the other LTC4310.
The LTC4310 receives and decodes the pulses sent by the
other LTC4310 on its RXP and RXN pins. Assuming the
start-up sequence previously described has been com-
pleted, the LTC4310 drives its SDA and SCL lines to the
logic state dictated by the decoded RXP and RXN signals.
The LTC4310 rejects RXP and RXN signals having less
than 500mV magnitude to provide noise immunity against
common-modetransients.Theparasiticcapacitancesofthe
LTC4310’s RXP and RXN pins and their associated board
traces form a capacitive divider with the transmit/receive
coupling capacitors, as shown in Figure 6. To guarantee
robustcommunications,minimizetheparasiticcapacitance
CPAR by minimizing the trace length from the coupling
capacitors to the RXP and RXN pins and choose coupling
capacitor values, CRXP and CRXN, that are at least ten
times larger than CPAR.
Figure 6. Parasitic Trace and Pin Capacitances
Form a Capacitive Divider with CRXP and CRXN.
Ensure CRXP , CRXN ≥ 10 CPAR
431012 F06
CRXP
≥47pF
CRXN
≥47pF
GND
RXP
RXN
LTC4310
CPAR1
4.7pF
CPAR2
4.7pF
If the LTC4310 has not received a message in 4.6ms, it
assumes there is a communication problem and ceases
driving its SDA and SCL pins. It also transmits a special
message to the other LTC4310 to inform it that it is no
longer driving its SDA and SCL bus. Upon receiving this
message,theotherLTC4310alsoceasesdrivingitsSDAand
SCL pins. Once the communication problem is resolved,
both LTC4310’s reactivate their amplifiers and rise time
accelerators after a STOP bit or bus idle has occurred on
both buses, as previously described in the Start-Up, Data
and Clock Hot Swap Circuitry section.
Thermal Shutdown
If the die temperature of the LTC4310 exceeds 150°C, the
LTC4310 enters a thermal shutdown mode. It sets TXP
and TXN to a high impedance state, ceases driving SDA
and SCL, and ignores the signals on RXP and RXN. When
the temperature drops back below 130°C, the LTC4310
goes through the POR sequence previously described.
相關(guān)PDF資料
PDF描述
LTC4310CMS-1#PBF POWER SUPPLY SUPPORT CKT, PDSO10
LTC4314CGN#PBF 4-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO20
LTC4314CUDC#PBF 4-CHANNEL POWER SUPPLY SUPPORT CKT, QCC20
LTC4314CGN#TRPBF 4-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO20
LTC4355CDE#TR 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC4310CMS-1#PBF 功能描述:IC I2C ISOLATOR SMBUS 10MSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 信號緩沖器,中繼器,分配器 系列:- 標(biāo)準(zhǔn)包裝:160 系列:- 類型:轉(zhuǎn)發(fā)器 Tx/Rx類型:以太網(wǎng) 延遲時間:- 電容 - 輸入:- 電源電壓:2.37 V ~ 2.63 V 電流 - 電源:60mA 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP(10x10) 包裝:托盤 其它名稱:Q5134101
LTC4310CMS-1#TRPBF 功能描述:IC I2C ISOLATR 100KHZ BUS 10MSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 信號緩沖器,中繼器,分配器 系列:- 標(biāo)準(zhǔn)包裝:160 系列:- 類型:轉(zhuǎn)發(fā)器 Tx/Rx類型:以太網(wǎng) 延遲時間:- 電容 - 輸入:- 電源電壓:2.37 V ~ 2.63 V 電流 - 電源:60mA 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP(10x10) 包裝:托盤 其它名稱:Q5134101
LTC4310CMS-2#PBF 功能描述:IC I2C ISOLATOR SMBUS 10MSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 信號緩沖器,中繼器,分配器 系列:- 標(biāo)準(zhǔn)包裝:160 系列:- 類型:轉(zhuǎn)發(fā)器 Tx/Rx類型:以太網(wǎng) 延遲時間:- 電容 - 輸入:- 電源電壓:2.37 V ~ 2.63 V 電流 - 電源:60mA 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP(10x10) 包裝:托盤 其它名稱:Q5134101
LTC4310CMS-2#TRPBF 功能描述:IC I2C ISOLATR 400KHZ BUS 10MSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 信號緩沖器,中繼器,分配器 系列:- 標(biāo)準(zhǔn)包裝:160 系列:- 類型:轉(zhuǎn)發(fā)器 Tx/Rx類型:以太網(wǎng) 延遲時間:- 電容 - 輸入:- 電源電壓:2.37 V ~ 2.63 V 電流 - 電源:60mA 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP(10x10) 包裝:托盤 其它名稱:Q5134101
LTC4310IDD-1#PBF 功能描述:IC I2C ISOLATOR SMBUS 10DFN RoHS:是 類別:集成電路 (IC) >> 接口 - 信號緩沖器,中繼器,分配器 系列:- 標(biāo)準(zhǔn)包裝:160 系列:- 類型:轉(zhuǎn)發(fā)器 Tx/Rx類型:以太網(wǎng) 延遲時間:- 電容 - 輸入:- 電源電壓:2.37 V ~ 2.63 V 電流 - 電源:60mA 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP(10x10) 包裝:托盤 其它名稱:Q5134101