- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11612 > LTC4315IDE#TRPBF (Linear Technology)IC 2WIRE BUS BUFFER 12DFN PDF資料下載
參數(shù)資料
| 型號： | LTC4315IDE#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 3/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 2WIRE BUS BUFFER 12DFN |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 2線總線緩沖器 |
| Tx/Rx類型： | I²C Logic |
| 電容 - 輸入： | 10pF |
| 電源電壓： | 2.9 V ~ 5.5 V |
| 電流 - 電源： | 8.1mA |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 12-WFDFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 12-DFN（4x3） |
| 包裝： | 帶卷 (TR) |
LTC4315
11
4315f
APPLICATIONS INFORMATION
INPUT TO OUTPUT OFFSET VOLTAGE
While propagating a logic low voltage on its SDA and SCL
pins, the LTC4315 introduces a positive offset voltage
between the input and output. When a logic low voltage
≥200mV is driven on any of the LTC4315’s data or clock
pins, the LTC4315 regulates the voltage on the oppo-
site side to a slightly higher value. This is illustrated in
Equation 3, which uses SDA as an example:
VSDAOUT = VSDAIN + 50mV +15Ω
VDD,BUS
RBUS
(3)
In Equation 3, VDD,BUS is the output bus supply voltage
and RBUS is the SDAOUT bus pull-up resistance.
For driven logic low voltages < 200mV Equation 3 does
not apply as the saturation voltage of the open collector
output transistor results in a higher offset. However, for
any input logic low below 220mV, the output is guaranteed
to be below a VOL of 400mV for bus pull-up currents up
to 4mA. See the Typical Performance section for offset
variation as a function of the driven logic low voltage and
bus pull-up current.
FALLING EDGE CHARACTERISTICS
The LTC4315 introduces a propagation delay on falling
edges due to the finite response time and finite current
sink capability of its buffers. In addition the LTC4315 also
slew limits the falling edge to an edge rate of 45V/μs.
The slew limited falling edge eliminates fast transitions
on the busses and minimizes transmission line effects
in systems. Refer to the Typical Performance section for
the propagation delay and fall times as a function of the
bus capacitance.
STUCK BUS DISCONNECT AND RECOVERY
During an output bus stuck low condition (SCLOUT or
SDAOUT stuck low for at least 45ms) if DISCEN is tied
high, the LTC4315 attempts to unstick the bus by first
breaking the connection between the input and output. The
LTC4315 then asserts FAULT low and after 40μs, gener-
ates up to sixteen 5.5KHz clock pulses on the SCLOUT
pin. Should the stuck bus release high during this period,
clock generation is stopped, a stop bit is generated and the
FAULT flag is cleared. This process is shown in Figure 5
for the case where SDAOUT starts out stuck low and then
recovers. As seen from the figure, the LTC4315 pulls FAULT
and READY low and breaks the connection between the
input and output sides, when a stuck low condition on
SDA is detected. Clock pulses are then issued on SCLOUT
to attempt to unstick the SDAOUT bus. When SDAOUT
recovers, clock pulsing is stopped, a stop bit is generated
on the output and FAULT and READY are released high. If
DISCEN is low and a stuck bus event occurs, the FAULT
flag is driven low but the input and output sides stay con-
nected and no clocking or stop bit generation occurs. When
powering up into a stuck low condition, a connection is
never made between the input and the output, as a stop
bit or bus idle condition is never detected. After a timeout
period of 45ms, the FAULT flag is asserted low and the
behavior is the same as described previously.
Figure 5. Bus Waveforms During SDAOUT Stuck Low
and Recovery Event
4315 F05
FAULT
5V/DIV
SCLOUT
5V/DIV
READY
5V/DIV
SDAIN
5V/DIV
SDAOUT
5V/DIV
1ms/DIV
AUTOMATIC CLOCKING
DISCONNECT
AT TIMEOUT
STUCK LOW > 45ms
RECOVERS
HIGH
DRIVEN
LOW
STOP BIT
GENERATED
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC4313IMS8-3#TRPBF | IC 2WIRE BUS BUFFER 8MSOP |
| LTC4313IMS8-2#TRPBF | IC 2WIRE BUS BUFFER 8MSOP |
| LTC4313IMS8-1#TRPBF | IC 2WIRE BUS BUFFER 8MSOP |
| LTC4313IDD-3#TRPBF | IC 2WIRE BUS BUFFER 8DFN |
| LTC4313IDD-2#TRPBF | IC 2WIRE BUS BUFFER 8DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC4315IMS#PBF | 功能描述:IC 2WIRE BUS BUFFER 12MSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 信號緩沖器，中繼器，分配器 系列:- 標(biāo)準(zhǔn)包裝:160 系列:- 類型:轉(zhuǎn)發(fā)器 Tx/Rx類型:以太網(wǎng) 延遲時間:- 電容 - 輸入:- 電源電壓:2.37 V ~ 2.63 V 電流 - 電源:60mA 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP（10x10） 包裝:托盤 其它名稱:Q5134101 |
| LTC4315IMS#TRPBF | 功能描述:IC 2WIRE BUS BUFFER 12MSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 信號緩沖器，中繼器，分配器 系列:- 標(biāo)準(zhǔn)包裝:160 系列:- 類型:轉(zhuǎn)發(fā)器 Tx/Rx類型:以太網(wǎng) 延遲時間:- 電容 - 輸入:- 電源電壓:2.37 V ~ 2.63 V 電流 - 電源:60mA 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP（10x10） 包裝:托盤 其它名稱:Q5134101 |
| LTC435 | 制造商:Thomas & Betts 功能描述:TSB COVER,4WAY,350MCM |
| LTC4350CGN | 功能描述:IC CNTRLR HOTSWAP LOADSHAR16SSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型，PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP（12x12） 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF) |
| LTC4350CGN#PBF | 功能描述:IC CTLR HOTSWAP LOADSHARE 16SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型，PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP（12x12） 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。