- 您現在的位置：買賣IC網 > PDF目錄11029 > LTC6601CUF-1#TRPBF (Linear Technology)IC DRVR FILTER/ADC LN 20-QFN PDF資料下載
參數資料
| 型號： | LTC6601CUF-1#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數： | 4/40頁 |
| 文件大小： | 0K |
| 描述： | IC DRVR FILTER/ADC LN 20-QFN |
| 標準包裝： | 2,500 |
| 頻率 - 截止或中心： | 28Mhz |
| 濾波器數： | 3 |
| 濾波器階數： | 2nd |
| 電源電壓： | 2.7 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-WFQFN 裸露焊盤 |
| 供應商設備封裝： | 20-QFN 裸露焊盤（4x4） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
LTC6601-1
12
66011f
PIN FUNCTIONS
IN1+, IN2+, IN4+ (Pins 2, 1, 20): Input to a trimmed 100Ω,
200Ω, 400Ω resistor which feeds a noninverting summing
node. Can accept an input signal, be oated or tied to OUT–.
For best performance, stray capacitance should be kept as
low as possible by keeping printed circuit connections as
short and direct as possible. If necessary, strip back the
surrounding ground plane away from these pins.
BIAS (Pin 3): Input to a three-state comparator whose
three states allow the user to tailor amplier power. The
pin impedance appears as a 150k resistor whose default
open-circuit potential is 1.15V with respect to the V– power
supply. If BIAS is driven to within 0.4V of the V– supply, the
amplier is placed into a low power shutdown, consum-
ing typically 350μA. When BIAS is oated, the amplier
operates in its low power active state. Forcing the pin 2.3V
above V– places the part into the high performance active
state. See Applications Information for more detail.
IN1–, IN2–, IN4– (Pins 4, 5, 6):
Input to a trimmed 100Ω,
200Ω, 400Ω resistor which feeds an inverting summing
node. Can accept an input signal, be oated or tied to
OUT+. For best performance, it is highly recommended
that stray capacitance be kept to as low as possible by
keeping printed circuit connections as short and direct
as possible, and if necessary, stripping back nearby sur-
rounding ground plane away from these pins.
C1, C2 (Pins 7, 8): Input to a trimmed 16.1pF, 33.3pF
capacitor which feeds a noninverting summing node.
Typically, either oat or tie to OUT–. If either of these
pins is tied to a low impedance source other than OUT–,
a resistance of at least 25Ω should be placed in series.
For best performance, it is highly recommended that stray
capacitance be kept to as low as possible by keeping printed
circuit connections as short and direct as possible, and
if necessary, stripping back nearby surrounding ground
plane away from these pins.
C3, C4 (Pins 9, 10): Input to a trimmed 10.55pF, 21.1pF
capacitor which feeds the amplier inverting summing
node. Typically, either oat or tie to OUT+. For best per-
formance, it is highly recommended that stray capacitance
be kept to as low as possible by keeping printed circuit
connections as short and direct as possible, and if nec-
essary, stripping back nearby surrounding ground plane
away from these pins.
OUT+, OUT– (Pins 11, 15):
Output Pins. Besides driving
the internal feedback network, each pin can drive an ad-
ditional 50Ω to ground with typical short-circuit current
limiting of ±65mA. Capacitive loading of these pins should
be minimized by resistively decoupling the outputs from
the load with at least 25Ω.
VOCM (Pin 12): Output Common Mode Reference Voltage.
The voltage on VOCMsetstheoutputcommonmodevoltage
level (which is dened as the average of the voltages on
the OUT+ and OUT– pins). The VOCM pin is the midpoint
of an internal resistive voltage divider between the sup-
plies, developing a (default) mid-supply voltage potential
to maximize output signal swing. The VOCM pin can be
overdriven by an external voltage reference capable of
driving the input impedance presented by the VOCM pin.
The VOCM pin has an input resistance of approximately 18k
to a mid-supply potential. It should be bypassed with a
high quality ceramic bypass capacitor (for instance of X7R
dielectric) of at least 0.01μF, (unless using symmetrical
split supplies, then connect directly to a low impedance,
low noise ground plane) to minimize common mode noise
from being converted to differential noise by impedance
mismatches both externally and internally to the IC.
(Refer to the Block Diagram)
相關PDF資料 |
PDF描述 |
|---|---|
| LTC6601CUF-1#PBF | IC DRVR FILTER/ADC LN 20-QFN |
| LT1568CGN#TRPBF | IC BLOCK BUILD FLTR LONOS 16SSOP |
| LT1568CGN#TR | IC BLOCK BUILD FLTR LONOS 16SSOP |
| LT1568CGN | IC FILTER BUILDING BLOCK 16SSOP |
| LTC1565-31IS8#TRPBF | IC FILTR 7TH ORDER 650KHZ 8-SOIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LTC6601CUF-2 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Low Power, Low Distortion, 5MHz to 27MHz, Pin Confi gurable Filter/ADC Driver |
| LTC6601CUF-2#PBF | 功能描述:IC DRVR FILTER/ADC LN 20-QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 濾波器 - 有源 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 濾波器類型:連續(xù)時間，帶通低通 頻率 - 截止或中心:150kHz 濾波器數:4 濾波器階數:8th 電源電壓:4.74 V ~ 11 V，±2.37 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) |
| LTC6601CUF-2#PBF | 制造商:Linear Technology 功能描述:SC-Filters/Active RCLow Power Low Disto |
| LTC6601CUF-2#TRPBF | 功能描述:IC FILTER/ADC DVR LP LD 20-QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 濾波器 - 有源 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 濾波器類型:連續(xù)時間，帶通低通 頻率 - 截止或中心:150kHz 濾波器數:4 濾波器階數:8th 電源電壓:4.74 V ~ 11 V，±2.37 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) |
| LTC6601CUF-2PBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Low Power, Low Distortion, 5MHz to 27MHz, Pin Confi gurable Filter/ADC Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復。