- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2156 > LTC6915IGN#TRPBF (Linear Technology)IC PGA DIGITAL PREC 0DRFT 16SSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC6915IGN#TRPBF |
| 廠商： | Linear Technology |
| 文件頁(yè)數(shù)： | 4/18頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC PGA DIGITAL PREC 0DRFT 16SSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 放大器類型： | 儀表 |
| 電路數(shù)： | 1 |
| 輸出類型： | 滿擺幅 |
| 轉(zhuǎn)換速率： | 0.2 V/µs |
| 增益帶寬積： | 200kHz |
| 電流 - 輸入偏壓： | 4nA |
| 電壓 - 輸入偏移： | 5µV |
| 電流 - 電源： | 1.73mA |
| 電壓 - 電源，單路/雙路(±)： | 2.7 V ~ 11 V，±1.35 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SSOP |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
LTC6915
12
6915fb
operaTion
TiMing DiagraM
D3
D2
D1
D0
D7 D4
D3
D4
D2
D1
D0
D7 D4
t6
t9
t7
t3
t5
t4
t1
t8
t2
PREVIOUS BYTE
CURRENT BYTE
CLK
DIN
CS/LD
DOUT
6915 TD
Theory of Operation (Refer to Block Diagrams)
The LTC6915 uses an internal capacitor (CS) to sample
a differential input signal riding on a DC common mode
voltage (the sampling rate is 3kHz and the input switch-
on resistance is 1k to 2k, depending on the power supply
voltage). This capacitor’s charge is transferred to a sec-
ond internal hold capacitor (CH) translating the common
mode voltage of the input differential signal to that of
REF pin. The resulting signal is amplified by a zero-drift
op amp in the noninverting configuration. Gain control
within the amplifier occurs by switching resistors from a
matched resistor array. The LTC6915 has 14 levels of gain,
controlled by the parallel or serial interface. A feedback
capacitor CF helps to reduce the switching noise. Due to
the input sampling, an LTC6915 may produce aliasing
errors for input signals greater than 1.5kHz (one half the
3kHz sampling frequency). However, if the input signal is
bandlimited to less than 1.5kHz then an LTC6915 is useful
as instrumentation or as a differential to single-ended AC
amplifier with programmable gain.
Parallel Interface
As shown in Figure 1, connecting PARALLEL_SERIAL
to V+ allows the gain control code to be set through the
parallel lines (D3, D2, D1, D0). When HOLD_THRU is
low (referenced to DGND) or floating, the parallel gain
control bits (D3 ~ D0) directly control the PGA gain. When
HOLD_THRU is high, the parallel gain control bits are read
into and held by a 4-bit latch. Any change at D3 ~ D0 will
not affect the PGA gain when HOLD_THRU is high. Note
that the DFN12 package does not have the HOLD_THRU
pin. Instead, it is tied to DGND internally. The DOUT(D3)
pin is bidirectional (output in serial mode, input in parallel
mode). In parallel mode, the voltage at DOUT(D3) cannot
exceed V+; otherwise, large currents can be injected to V+
through the parasitic diode (see Figure 2). Connecting a
10kresistorattheDOUT(D3)pinifparallelmodeisselected
(see Figure 1) is recommended for current limiting.
Serial Interface
Connecting PARALLEL_SERIAL to V– allows the gain
control code to be set through the serial interface. When
CS is low, the serial data on DIN is shifted into an 8-bit
shift-register on the rising edge of the clock, with the MSB
transferred first (see Figure 3). Serial data on DOUT is
shifted out on the clock’s falling edge. A high CS will load
the 4 LSBs of the shift-register into a 4-bit D-latch, which
are the gain control bits. The clock is disabled internally
when CS is pulled high. Note: CLK must be low before CS
is pulled low to avoid an extra internal clock pulse.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M3CA0207 | MIC HOLDER WM-52B/54B/55A D/56A |
| MA-302-55E | HEATSINK FOR TO-247 TO-264 |
| MA2062-HVL.GN | FN 220/240VAC 60X25MM 17.5/18CFM |
| MA2072-HVL.GN | FAN 220/240VAC 70X25MM 28/29CFM |
| MAX2036CCQ+ | IC VGA W/OCTAL MIXER 8CH 100TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC691C | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Microprocessor Supervisory Circuits |
| LTC691CN | 功能描述:IC MPU SUPERVISORY CIRCUIT 16DIP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復(fù)位:高有效 復(fù)位超時(shí):- 電壓 - 閥值:1.8V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:6-TSOP（0.059"，1.50mm 寬）5 引線 供應(yīng)商設(shè)備封裝:5-TSOP 包裝:剪切帶 (CT) 其它名稱:NCP301HSN18T1GOSCT |
| LTC691CN#PBF | 功能描述:IC MPU SUPERVISORY CIRCUIT 16DIP RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 其它有關(guān)文件:STM6905 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 類型:多壓監(jiān)控器 監(jiān)視電壓數(shù)目:5 輸出:開路漏極或開路集電極 復(fù)位:低有效 復(fù)位超時(shí):最小為 140 ms 電壓 - 閥值:2.188V，2.955V，可調(diào)，可調(diào)，可調(diào) 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:Digi-Reel® 產(chǎn)品目錄頁(yè)面:1197 (CN2011-ZH PDF) 其它名稱:497-8728-6 |
| LTC691CNPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Microprocessor Supervisory Circuits |
| LTC691CN-PBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Microprocessor Supervisory Circuits |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。