參數(shù)資料
型號(hào): LTC6946IUFD-3#TRPBF
廠商: Linear Technology
文件頁數(shù): 14/30頁
文件大?。?/td> 0K
描述: IC INTEGER-N PLL W/VCO 28QFN
軟件下載: PLLWizard™
PLLWizard™, with .NET 2.0 installer
標(biāo)準(zhǔn)包裝: 2,500
類型: 時(shí)鐘/頻率合成器(RF/IF),分?jǐn)?shù)-N,整數(shù)-N,
PLL:
輸入: 時(shí)鐘
輸出: 時(shí)鐘
電路數(shù): 1
比率 - 輸入:輸出: 1:1
差分 - 輸入:輸出: 是/是
頻率 - 最大: 5.79GHz
除法器/乘法器: 是/是
電源電壓: 3.15 V ~ 5.25 V
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 28-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 28-QFN(4x5)
包裝: 帶卷 (TR)
LTC6946
21
6946fa
APPLICATIONS INFORMATION
INTRODUCTION
A PLL is a complex feedback system that may conceptually
be considered a frequency multiplier. The system multiplies
the frequency input at REF± and outputs a higher frequency
at RF±. The PFD, charge pump, N divider, and external VCO
and loop filter form a feedback loop to accurately control
the output frequency (see Figure 14). The R and O divider
are used to set the output frequency resolution.
Using the above equations, the output frequency resolu-
tion fSTEP produced by a unit change in N is given by
Equation 6:
fSTEP =
fREF
R O
(6)
LOOP FILTER DESIGN
A stable PLL system requires care in selecting the external
loop filter values. The Linear Technology PLLWizard ap-
plication, available from www.linear.com, aids in design
and simulation of the complete system.
The loop design should use the following algorithm:
1. Determine the output frequency, fRF, and frequency step
size, fSTEP, based on application requirements. Using
Equations 3, 4, 5 and 6, change fREF, N, R, and O until
the application frequency constraints are met. Use the
minimum R value that still satisfies the constraints.
Then calculate B using Equation 1 and Table 7.
2. Select the open-loop bandwidth, BW, constrained by
fPFD. A stable loop requires that BW is less than fPFD
by at least a factor of 10.
3. Select loop filter component RZ and charge pump cur-
rent ICP based on BW and the VCO gain factor, KVCO.
BW (in Hz) is approximated by the following equation:
BW
ICP RZ KVCO
2 π N
(7)
or
RZ =
2 π BW N
ICP KVCO
where KVCO is in Hz/V, ICP is in Amps, and RZ is in Ohms.
KVCO is obtained from the VCO tuning sensitivity in the
Electrical Characteristics. Use ICP = 11.2mA to lower in-
band noise unless component values force a lower setting.
R_DIV
N_DIV
÷R
÷N
O_DIV
÷O
fPFD
LTC6946
REF±
(fREF)
fVCO
KPFD
KVCO
25
RF±
(fRF)
15
CP
RZ
CI
CP
LOOP FILTER
LF(s)
6946 F14
TUNE
ICP
Figure 14. PLL Loop Diagram
OUTPUT FREQUENCY
When the loop is locked, the frequency fVCO (in Hz)
produced at the output of the VCO is determined by the
reference frequency, fREF, and the R and N divider values,
given by Equation 3:
fVCO =
fREF N
R
(3)
Here, the PFD frequency fPFD produced is given by the
following equation:
fPFD =
fREF
R
(4)
and fVCO may be alternatively expressed as:
fVCO = fPFD N
The output frequency fRF produced at the output of the O
divider is given by Equation 5:
fRF =
fVCO
O
(5)
相關(guān)PDF資料
PDF描述
LTC6993HDCB-3#TRPBF IC MONOSTABLE MULTIVIBRATOR 6DFN
LV3313PM-TLM-E IC ELECTRONIC VOLUME AUTO 44QLP
LV3319PM-V147-NE IC ELECTRONIC VOLUME AUTO 44QLP
LV3328PM-TLM-E IC ELECTRONIC VOLUME AUTO 44QLP
LV47009P-E IC AUDIO AMP BTL 41W 4CH HZIP25
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC6946-x 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 20Msps Low Noise Dual ADC
LTC694C 制造商:LINER 制造商全稱:Linear Technology 功能描述:Microprocessor Supervisory Circuits
LTC694C-3.3 制造商:LINER 制造商全稱:Linear Technology 功能描述:3.3V Microprocessor Supervisory Circuits
LTC694CN-3.3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Power Supply Supervisor
LTC694CN8 功能描述:IC MPU SUPERVISORY CIRCUIT 8-DIP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復(fù)位:高有效 復(fù)位超時(shí):- 電壓 - 閥值:1.8V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:6-TSOP(0.059",1.50mm 寬)5 引線 供應(yīng)商設(shè)備封裝:5-TSOP 包裝:剪切帶 (CT) 其它名稱:NCP301HSN18T1GOSCT