- 您現在的位置：買賣IC網 > PDF目錄2007 > LTC6991MPS6#TRPBF (Linear Technology)IC OSCILLATOR RESET LF TSOT23-6 PDF資料下載
參數資料
| 型號： | LTC6991MPS6#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數： | 19/24頁 |
| 文件大小： | 0K |
| 描述： | IC OSCILLATOR RESET LF TSOT23-6 |
| 特色產品： | TimerBlox? |
| 標準包裝： | 2,500 |
| 系列： | TimerBlox® |
| 類型： | 振蕩器 - 硅 |
| 頻率： | 29.1µHz ~ 977Hz |
| 電源電壓： | 2.25 V ~ 5.5 V |
| 電流 - 電源： | 135µA |
| 工作溫度： | -55°C ~ 125°C |
| 封裝/外殼： | SOT-23-6 細型，TSOT-23-6 |
| 包裝： | 帶卷 (TR) |
| 供應商設備封裝： | TSOT-23-6 |
| 安裝類型： | 表面貼裝 |
| 配用： | DC1562A-B-ND - BOARD EVAL LTC6991 |
LTC6991
4
6991fb
ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. Test conditions are V+ = 2.25V to 5.5V, RST = 0V, DIVCODE = 0 to 15
(NDIV = 1 to 221), RSET = 50k to 800k, RLOAD = ∞, CLOAD = 5pF unless otherwise noted.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Digital I/O
RST Pin Input Capacitance
2.5
pF
RST Pin Input Current
RST = 0V to V+
±10
nA
VIH
High Level RST Pin Input Voltage
(Note 6)
l
0.7 V+
V
VIL
Low Level RST Pin Input Voltage
(Note 6)
l
0.3 V+
V
IOUT(MAX)
Output Output Current
V+ = 2.7V to 5.5V
±20
mA
VOH
High Level Output Voltage (Note 7)
V+ = 5.5V
IOUT = –1mA
IOUT = –16mA
l
5.45
4.84
5.48
5.15
V
V+ = 3.3V
IOUT = –1mA
IOUT = –10mA
l
3.24
2.75
3.27
2.99
V
V+ = 2.25V
IOUT = –1mA
IOUT = –8mA
l
2.17
1.58
2.21
1.88
V
VOL
Low Level Output Voltage (Note 7)
V+ = 5.5V
IOUT = 1mA
IOUT = 16mA
l
0.02
0.26
0.04
0.54
V
V+ = 3.3V
IOUT = 1mA
IOUT = 10mA
l
0.03
0.22
0.05
0.46
V
V+ = 2.25V
IOUT = 1mA
IOUT = 8mA
l
0.03
0.26
0.07
0.54
V
tRST
Reset Propagation Delay
V+ = 5.5V
V+ = 3.3V
V+ = 2.25V
16
24
40
ns
tWIDTH
Minimum Input Pulse Width
V+ = 3.3V
5
ns
tr
Output Rise Time (Note 8)
V+ = 5.5V
V+ = 3.3V
V+ = 2.25V
1.1
1.7
2.7
ns
tf
Output Fall Time (Note 8)
V+ = 5.5V
V+ = 3.3V
V+ = 2.25V
1.0
1.6
2.4
ns
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: The LTC6991C is guaranteed functional over the operating
temperature range of –40°C to 85°C.
Note 3: The LTC6991C is guaranteed to meet specified performance from
0°C to 70°C. The LTC6991C is designed, characterized and expected to
meet specified performance from –40°C to 85°C but it is not tested or
QA sampled at these temperatures. The LTC6991I is guaranteed to meet
specified performance from –40°C to 85°C. The LTC6991H is guaranteed
to meet specified performance from –40°C to 125°C. The LTC6991MP is
guaranteed to meet specified performance from –55°C to 125°C.
Note 4: Frequency accuracy is defined as the deviation from the fOUT
equation, assuming RSET is used to program the frequency.
Note 5: See Operation section, Table 1 and Figure 2 for a full explanation
of how the DIV pin voltage selects the value of DIVCODE.
Note 6: The RST pin has hysteresis to accommodate slow rising or falling
signals. The threshold voltages are proportional to V+. Typical values can
be estimated at any supply voltage using VRST(RISING) ≈ 0.55 V+ + 185mV
and VRST(FALLING) ≈ 0.48 V+ – 155mV.
Note 7: To conform to the Logic IC Standard, current out of a pin is
arbitrarily given a negative value.
Note 8: Output rise and fall times are measured between the 10% and the
90% power supply levels with 5pF output load. These specifications are
based on characterization.
Note 9: Settling time is the amount of time required for the output to settle
within ±1% of the final frequency after a 0.5× or 2× change in ISET.
Note 10: Jitter is the ratio of the deviation of the period to the mean of the
period. This specification is based on characterization and is not 100%
tested.
Note 11: Long-term drift of silicon oscillators is primarily due to the
movement of ions and impurities within the silicon and is tested at 30°C
under otherwise nominal operating conditions. Long-term drift is specified
as ppm/√kHr due to the typically nonlinear nature of the drift. To calculate
drift for a set time period, translate that time into thousands of hours, take
the square root and multiply by the typical drift number. For instance, a
year is 8.77kHr and would yield a drift of 266ppm at 90ppm/√kHr. Drift
without power applied to the device may be approximated as 1/10th of the
drift with power, or 9ppm/√kHr for a 90ppm/√kHr device.
相關PDF資料 |
PDF描述 |
|---|---|
| LTC6992MPS6-4#TRPBF | IC OSC PWM VOLT CTLR TSOT23-6 |
| LTC6994CDCB-2#TRPBF | IC DELAY LINE 6-DFN |
| LTC7541ABN#PBF | IC CMOS D/A CONV 12BIT 18-DIP |
| LTC7545ACG#TRPBF | IC D/ACONV MULTIPLY 12BIT 20SSOP |
| LTC8043EN8 | IC D/A CONV 12BIT SERIAL 8-DIP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LTC6992-1 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM) |
| LTC6992-2 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM) |
| LTC6992-3 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM) |
| LTC6992-4 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM) |
| LTC6992CDCB-1#PBF | 制造商:Linear Technology 功能描述:SC-Timing, Cut Tape PWM with 0% to 100% Pulse Width Control |
發(fā)布緊急采購，3分鐘左右您將得到回復。