- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9306 > LTC6994CS6-2#TRMPBF (Linear Technology)IC DELAY LINE TSOT-23-6 PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC6994CS6-2#TRMPBF |
| 廠商： | Linear Technology |
| 文件頁(yè)數(shù)： | 8/26頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DELAY LINE TSOT-23-6 |
| 產(chǎn)品培訓(xùn)模塊： | TimerBlox Family Timing Devices |
| 產(chǎn)品目錄繪圖： | LTC699_TSOT-23 |
| 特色產(chǎn)品： | TimerBlox? |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | TimerBlox® |
| 功能： | 可編程 |
| 可用的總延遲： | 1µs ~ 33.6s |
| 獨(dú)立延遲數(shù)： | 1 |
| 電源電壓： | 2.25 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-6 細(xì)型，TSOT-23-6 |
| 供應(yīng)商設(shè)備封裝： | TSOT-23-6 |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 配用： | DC1562A-E-ND - BOARD EVAL LTC6992-3 |
| 其它名稱： | LTC6994CS6-2#TRMPBFDKR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)
LTC6994-1/LTC6994-2
16
699412fb
applicaTions inForMaTion
Basic Operation
The simplest and most accurate method to program the
LTC6994 is to use a single resistor, RSET, between the SET
and GND pins. The design procedure is a 3-step process.
Alternatively, Linear Technology offers the easy-to-use
TimerBlox Designer tool to quickly design any LTC6994
based circuit. Download the free TimerBlox Designer
software at www.linear.com/timerblox.
Step 1: Select the LTC6994 Version and POL Bit
Setting.
Choose LTC6994-1 to delay one (rising or falling) input
transition. The POL bit then defines which edge is to be
delayed. POL = 0 delays rising edges. POL = 1 delays
falling edges.
Choose LTC6994-2 to delay rising and falling edges. Set
POL = 0 for normal operation, or POL = 1 to invert the
output.
Step 2: Select the NDIV Frequency Divider Value.
As explained earlier, the voltage on the DIV pin sets the
DIVCODE which determines both the POL bit and the
NDIV value. For a given delay time (tDELAY), NDIV should
be selected to be within the following range:
tDELAY
16s
≤NDIV ≤
tDELAY
1s
(1)
To minimize supply current, choose the lowest NDIV value.
However,insomecasesahighervalueforNDIVwillprovide
better accuracy (see Electrical Characteristics).
Table 1 can also be used to select the appropriate NDIV
values for the desired tDELAY.
With POL already chosen, this completes the selection of
DIVCODE. Use Table 1 to select the proper resistor divider
or VDIV/V+ ratio to apply to the DIV pin.
Step 3: Calculate and Select RSET.
The final step is to calculate the correct value for RSET
using the following equation:
RSET =
50k
1s
tDELAY
NDIV
(2)
Select the standard resistor value closest to the calculated
value.
Example: Design a circuit to delay falling edges by
tDELAY = 100s with minimum power consumption.
Step 1: Select the LTC6994 Version and POL Bit
Setting.
To delay negative transitions, choose the LTC6994-1 with
POL = 1.
Step 2: Select the NDIV Frequency Divider Value.
Choose an NDIV value that meets the requirements of
Equation (1), using tDELAY = 100s:
6.25 ≤ NDIV ≤ 100
Potential settings for NDIV include 8 and 64. NDIV = 8 is
the best choice, as it minimizes supply current by us-
ing a large RSET resistor. POL = 1 and NDIV = 8 requires
DIVCODE = 14. Using Table 1, choose R1 = 102k and R2
= 976k values to program DIVCODE = 14.
Step 3: Select RSET.
Calculate the correct value for RSET using Equation (2).
RSET =
50k
1s
100s
8
= 625k
Since 625k is not available as a standard 1% resistor,
substitute 619k if a –0.97% shift in tDELAY is acceptable.
Otherwise, select a parallel or series pair of resistors such
as 309k and 316k to attain a more precise resistance.
The completed design is shown in Figure 9.
Figure 9. 100s Negative-Edge Delay
LTC6994-1
IN
GND
SET
OUT
V+
DIV
R1
102k
0.1F
DIVCODE = 14
699412 F09
2.25V TO 5.5V
R2
976k
RSET
625k
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BW3-MW-B1 | CONVERTER MOD DC/DC 24V 100W |
| VI-B40-IU-F1 | CONVERTER MOD DC/DC 5V 200W |
| MS27472E20F35S | CONN RCPT 79POS WALL MNT W/SCKT |
| AD5170BRMZ50-RL7 | IC DGTL POT 256POS 50K 10MSOP |
| M83723/85R1610N | CONN RCPT 10POS JAM NUT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC6994HDCB-1#PBF | 制造商:Linear Technology 功能描述:SC-Timing, Cut Tape Delay with Rising or Falling Edge Trigger |
| LTC6994HDCB-1#TRMPBF | 功能描述:IC DELAY LINE 6-DFN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 延遲線 系列:TimerBlox® 標(biāo)準(zhǔn)包裝:2,500 系列:- 標(biāo)片/步級(jí)數(shù):- 功能:多個(gè)，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨(dú)立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| LTC6994HDCB-1#TRPBF | 功能描述:IC DELAY LINE 6-DFN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 延遲線 系列:TimerBlox® 標(biāo)準(zhǔn)包裝:2,500 系列:- 標(biāo)片/步級(jí)數(shù):- 功能:多個(gè)，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨(dú)立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| LTC6994HDCB-1TRMPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:TimerBlox: Delay Block/ Debouncer |
| LTC6994HDCB-2#TRMPBF | 功能描述:IC DELAY LINE 6-DFN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 延遲線 系列:TimerBlox® 標(biāo)準(zhǔn)包裝:2,500 系列:- 標(biāo)片/步級(jí)數(shù):- 功能:多個(gè)，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨(dú)立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。