- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367613 > LUCL8574DP-D L8574D Resistive Subscriber Line Interface Circuit(SLIC), Ring Relay,and Protector(SRP)for Long Loop and TR-57 Applications PDF資料下載
參數(shù)資料
| 型號： | LUCL8574DP-D |
| 英文描述： | L8574D Resistive Subscriber Line Interface Circuit(SLIC), Ring Relay,and Protector(SRP)for Long Loop and TR-57 Applications |
| 中文描述： | L8574D電阻用戶線接口電路（SLIC），環(huán)繼電器和保護（SRP）的為遠距離和TR - 57應用 |
| 文件頁數(shù)： | 16/36頁 |
| 文件大小： | 489K |
| 代理商： | LUCL8574DP-D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
16
Lucent Technologies Inc.
Data Sheet
October 1998
Relay, and Protector (SRP) for Long Loop and TR-57 Applications
L8574D Resistive Subscriber Line Interface Circuit (SLIC), Ring
Electrical Characteristics
(continued)
Switch Characteristics
(continued)
12-3332 (F)
Figure 3. Switch On-State V-I Characteristics SW1
and SW2
12-3333 (F)
Figure 4. Switch On-State V-I Characteristics SW3
Operating States
The L8574 has eight operating states. These states are
selected using three logic input bits, B0—B2, according
to the truth table shown in Table 14. Logic input B3
operates a relay driver independent of the state of bits
B0—B2. Data on the parallel data bus, B0—B3, is
loaded into a 4-bit latch on the L8574 on the low-to-
high transition of the channel select lead CS. Changes
in the data at inputs B0—B3 do not affect the L8574
while CS is either low or high. A low on channel enable
lead CE asynchronously resets the 4-bit latch to 1111
(scan state with the relay driver off) and disables the
channel select lead CS (i.e., CS is prevented from load-
ing any data into the 4-bit latch). A high on CE enables
CS. State transitions and delays between transitions
are left to the discretion of the user since, except for
fault conditions described later, the state of the L8574
depends only on the external control provided through
the logic interface.
Table 14. Input State Coding
Scan State
I
Normal on-hook supervision state.
I
The receive transmission path is powered down; the
transmit path is powered up.
I
The battery feed is connected to the high battery
supply (V
BAT1
).
I
The current limiter is powered down and disabled.
I
SW1 is closed; SW2 and SW3 are open.
I
NSTAT reflects the status of the switchhook detector.
+I
LIMIT
I
SW
+1.5 V
2/3 R
ON
R
ON
–1.5 V
2/3 R
ON
–I
LIMIT
–V
max
CURRENT
LIMITING
+V
max
V
SW
CURRENT
LIMITING
I
SW
V
SW
R
ON
–V
OS
+V
OS
R
ON
CE B3 B2 B1 B0
0
X
X
1
X
1
1
X
1
1
X
1
1
X
1
1
X
0
1
X
0
1
X
0
1
X
0
1
0
X
State
X
1
1
0
0
1
1
0
0
X
X
1
0
1
0
1
0
1
0
X
Scan state with relay driver off
Scan
Disconnect
Alternative talk—SW1 closed
Talk—SW1 open
Scan current limit
Ringing
On-hook transmission
Intermediate talk
Relay driver output (RDO) is
low (relay active)
Relay driver output (RDO) is
high (relay not active)
1
1
X
X
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LUCL8574DP-DT | L8574D Resistive Subscriber Line Interface Circuit(SLIC), Ring Relay,and Protector(SRP)for Long Loop and TR-57 Applications |
| LUCL8575BP | Dual-Resistive,Low-Cost Subscriber Line Interface Circuit(SLIC) |
| LUCL8575BP-TR | Dual-Resistive,Low-Cost Subscriber Line Interface Circuit(SLIC) |
| LUCL8576BP-D | Dual Ringing SLIC |
| LUCL8576BP-DT | Dual Ringing SLIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LUCL8574DP-DT | 制造商:AGERE 制造商全稱:AGERE 功能描述:L8574D Resistive Subscriber Line Interface Circuit(SLIC), Ring Relay,and Protector(SRP)for Long Loop and TR-57 Applications |
| LUCL8575BP | 制造商:AGERE 制造商全稱:AGERE 功能描述:Dual-Resistive,Low-Cost Subscriber Line Interface Circuit(SLIC) |
| LUCL8575BP-TR | 制造商:AGERE 制造商全稱:AGERE 功能描述:Dual-Resistive,Low-Cost Subscriber Line Interface Circuit(SLIC) |
| LUCL8576BP-D | 制造商:AGERE 制造商全稱:AGERE 功能描述:Dual Ringing SLIC |
| LUCL8576BP-DT | 制造商:AGERE 制造商全稱:AGERE 功能描述:Dual Ringing SLIC |
發(fā)布緊急采購，3分鐘左右您將得到回復。