- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2007 > M-986-2A1PL (IXYS Integrated Circuits Division)IC TRANSCEIVER MF 2CHAN 44-PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | M-986-2A1PL |
| 廠商： | IXYS Integrated Circuits Division |
| 文件頁(yè)數(shù)： | 9/13頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC TRANSCEIVER MF 2CHAN 44-PLCC |
| 產(chǎn)品變化通告： | M-986 Transceiver Obsolescence 3/Feb/2011 |
| 標(biāo)準(zhǔn)包裝： | 26 |
| 類型： | 收發(fā)器 |
| 驅(qū)動(dòng)器/接收器數(shù)： | 2/2 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-PLCC |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
M-986-2A1
www.clare.com
5
Rev. 3
Signal Description
Signal
Pin
I/O/Z
Description
D15-D8
18-11
I/O/Z
Unused. Leave open.
D7-D0
19-26
I/O/Z
8-bit coprocessor latch.
TBLF
40
O
Transmit buffer latch full flag.
RBLE
1
O
Receive buffer latch empty flag.
HI/LO
2
I
Latch byte select pin. Tie low.
BIO
9
I
Unused. Leave open.
RD
32
I/O
Used by the external processor to read from the coprocessor latch by driving the
RD line active (low), thus enabling the output latch to drive the latched data.
When the data has been read, the external device must bring the RD line high.
EXINT
5
I
Unused. Leave open.
MC
3
I
Microcomputer mode select pin. Tie low.
MC/PM
27
I
Coprocessor mode select pin. Tie low.
RS
4
I
Reset input for initializing the device. When an active low is placed on RS pin for
a minimum of five clock cycles, RD and WR are forced high, and the data bus
(LD7 through LD0) goes to a high impedance state. The serial port clock and
transmit outputs also go to the high impedance state.
WR
31
I/O
Used by the external processor to write data to the coprocessor port. To write
data the external processor drives the WR line low, places data on the data bus,
and then drives the WR line high to clock the data into the on-chip latch.
XF
28
O
Watchdog signal. Toggles at least once every 10 milliseconds when the
processor is functioning properly. If the pin is not toggled at least once every 10
ms, the processor is lost and should be reset.
CLKOUT
6
O
System clock output (one-fourth crystal/CLKIN frequency, nominally 5.12 MHz).
V
SS
10
I
Ground pin.
V
CC
30
I
5V supply pin.
X1
7
O
Crystal output pin for internal oscillator. If the internal oscillator is not used, this
pin should be left unconnected.
X2/CLKIN
8
I
Input pin to the internal oscillator (X2) from the crystal. Alternatively, an input pin
for the external oscillator (CLKIN).
DR1 & DR0
33 & 29
I
Serial-port receive-channel inputs. 2.048 MHz serial data is received in the receive
registers via these pins. DR0 = channel 1; DR1 = channel 2.
FR
37
O
8 kHz internal serial-port framing output. If internal clocking is selected,
serial-port transmit and receive operations occur simultaneously on an active
(high) FR framing pulse.
DX1 & DX0
36 & 35
O
Serial-port transmit-channel outputs. 2.048 MHz serial data is transmitted from
the transmit registers on these pins. These outputs are in the high-impedance
state when not transmitting. DX0 = channel 1; DX1 = channel 2.
FSR
39
I
8 kHz external serial-port receive-framing input. If external clocking is selected,
data is received via the receive pins (DR1 and DR0) on the active (low) FSR input.
The falling edge of FSR initiates the receive process, and the rising edge causes
the M-986 to process the data.
SCLK
34
I/O/Z
2.048 MHz serial-port clock. Master clock for transmitting and receiving serial-
port data. Configured as an input in external clocking mode or output in internal
clocking mode. Reset (RS) forces SCLK to the high-impedance state.
FSX
38
I
8 kHz external serial-port transmit-framing input. If external clocking is enabled,
data is transmitted on the transmit pins (DX1, DX0) on the active (low) input. The
falling edge of FSX initiates the transmit process, and the rising edge causes the
M-986 to internally load data for the next cycle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX038CWP+ | IC GEN WAVEFORM HI-FREQ 20-SOIC |
| MAX1002CAX+T | IC ADC 6BIT 60MSPS DUAL 36-SSOP |
| MAX1003CAX | IC ADC DUAL 6-BIT 90MSPS 36-SSOP |
| MAX1011CEG+ | IC ADC 6BIT 90MSPS 24-QSOP |
| MAX105ECS+T | IC ADC 6BIT 800MSPS DL 80TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M-986-2R2 | 制造商:CLARE 制造商全稱:Clare, Inc. 功能描述:MFC Transceivers |
| M-986-2R2P | 功能描述:固態(tài)繼電器-PCB安裝 MF Transceiver, dual channel, 40xpin RoHS:否 制造商:Omron Electronics 控制電壓范圍: 負(fù)載電壓額定值:40 V 負(fù)載電流額定值:120 mA 觸點(diǎn)形式:1 Form A (SPST-NO) 輸出設(shè)備:MOSFET 封裝 / 箱體:USOP-4 安裝風(fēng)格:SMD/SMT |
| M-986-2R2PL | 功能描述:固態(tài)繼電器-PCB安裝 MF Transceiver, dual channel, 44xpin RoHS:否 制造商:Omron Electronics 控制電壓范圍: 負(fù)載電壓額定值:40 V 負(fù)載電流額定值:120 mA 觸點(diǎn)形式:1 Form A (SPST-NO) 輸出設(shè)備:MOSFET 封裝 / 箱體:USOP-4 安裝風(fēng)格:SMD/SMT |
| M9866 | 制造商:Tamura Corporation of America 功能描述: |
| M9870 | 制造商:Tamura Corporation of America 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。