- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358090 > M1021-13-156.8324LF (INTEGRATED DEVICE TECHNOLOGY INC) ATM/SONET/SDH SUPPORT CIRCUIT, CQCC36 PDF資料下載
參數(shù)資料
| 型號： | M1021-13-156.8324LF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, CQCC36 |
| 封裝： | 9 X 9 MM, CERAMIC, LCC-36 |
| 文件頁數(shù)： | 6/10頁 |
| 文件大?。?/td> | 440K |
| 代理商： | M1021-13-156.8324LF |
www.icst.com
●
tel (508) 852-5400
Integrated
Circuit
Systems, Inc.
M1020/21
VCSO B
ASED
C
LOCK
PLL
P r o d u c t D a t a S h e e t
Optional Hitless Switching and Phase Build-out
The M1020/21 is available with a Hitless Switching
feature that is enabled during device manufacturing.
In addition, a Phase Build-out feature is also offered.
These features are offered as device options and are
specified by device order code. Refer to “Ordering
Information” on pg. 10.
The Hitless Switching feature (with or without Phase
Build-out) is designed for applications where switching
occurs between two stable system reference clocks. It
should not be used in loop timing applications, or when
reference clock jitter is greater than 1 ns pk-pk. Hitless
Switching is triggered by the LOL circuit, which is
activated by a 4 ns phase transient. This magnitude of
phase transient can generated by the CDR (Clock &
Data Recovery unit) in loop timing mode, especially
during a system jitter tolerance test. It can also be
generated by some types of Stratum clock DPLLs
(digital PLL), especially those that do not include a post
de-jitter APLL (analog PLL).
When the M1020/21
is operating in wide bandwidth
mode (
NBW
=
0
), the optional Hitless Switching function
puts the device into narrow bandwidth mode when
activated. This allows the PLL to lock the new input
clock phase gradually. With proper configuration of the
external loop filter, the output clock complies with MTIE
and TDEV specifications for GR-253 (SONET) and ITU
G.813 (SDH) during input reference clock changes.
The optional proprietary Phase Build-out (PBO)
function enables the PLL to absorb most of the phase
change of the input clock. The PBO function selects a
new VCSO clock edge for the PLL Phase Detector
feedback clock, selecting the edge closest in phase to
the new input clock phase. This reduces re-lock time,
the generation of wander, and extra output clock cycles.
The Hitless Switching and Phase Build-out functions
are triggered by the LOL circuit
.
For proper operation,
a low phase detector frequency must be avoided. See
“Guidelines for Using LOL” on pg. 5 for information
regarding the phase detector frequency.
HS/PBO Triggers
The HS function (or the combined HS/PBO function)
is armed after the device locks to the input clock refer-
ence. Once armed, HS is triggered by the occurance of
a Loss of Lock condition. This would typically occur as a
consequence of a clock reference failure, a clock failure
upstream to the M1020/21, or a M1020/21 clock refer-
ence mux reselection.
HS/PBO Operation
Once triggered, the following HS/PBO sequence
occurs:
1.The HS function disables the PLL Phase Detector
and puts the device into NBW (narrow bandwidth)
mode. The internal resistor Rin is changed to
2100k
. See the External Loop Filter on pg. 6.
2.If included, the PBO function adds to (builds out) the
phase in the clock feedback path (in VCSO clock
cycle increments) to align the feedback clock with
the (new) reference clock input phase.
3.The PLL Phase Detector is enabled, allowing the
PLL to re-lock.
4.Once the PLL Phase Detector feedback and input
clocks are locked to within 2 ns for eight consecutive
cycles, a timer (WBW timer) for resuming wide
bandwidth (in 175 ns) is started.
5.When the WBW timer times out, the device reverts
to wide loop bandwidth mode (
i.e.,
Rin is returned to
100k
) and the HS/PBO function is re-armed.
Narrow Bandwidth (
NBW
) Control Pin
A Narrow Loop Bandwidth control pin (
NBW
pin) is
included to adjust the PLL loop bandwidth. In wide
bandwidth mode (
NBW
=
0
), the internal resistor Rin is
100k
. With the
NBW
pin asserted, the internal resistor
Rin is changed to 2100k
. This lowers the loop
bandwidth by a factor of about 21 (approximately 2100 /
100) and lowers the damping factor by a factor of about
4.6 (the square root of 21), assuming the same loop
filter components.
External Loop Filter
To provide stable PLL operation, the M1020/21 requires
the use of an external loop filter. This is provided via the
provided filter pins (see Figure 5).
Due to the differential signal path design, the
implementation requires two identical complementary
RC filters as shown here.
R
LOOP
C
LOOP
Figure 5: External Loop Filter
C
POST
C
POST
VC
nVC
R
POST
nOP_OUT
OP_OUT
R
POST
R
LOOP
C
LOOP
OP_IN
nOP_IN
6
7
5
4
9
8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M1021-13-156.8324 | ATM/SONET/SDH SUPPORT CIRCUIT, CQCC36 |
| M1021-13-161.1328LF | ATM/SONET/SDH SUPPORT CIRCUIT, CQCC36 |
| M1021-13-161.1328 | ATM/SONET/SDH SUPPORT CIRCUIT, CQCC36 |
| M1021-13-166.6286LF | ATM/SONET/SDH SUPPORT CIRCUIT, CQCC36 |
| M1021-13-166.6286 | ATM/SONET/SDH SUPPORT CIRCUIT, CQCC36 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M10214-A1 | 功能描述:GPS模塊 GPS RF Ant Mod SiRF starIII Vertical Mnt RoHS:否 制造商:Linx Technologies 頻帶:1.575 GHz 通道數(shù)量:20 首次定位時間（冷啟動）:35 s 獲取敏感性:- 144 dBm 水平位置精確度:10 m 工作電源電壓:3 V to 4.2 V 工作電源電流:46 mA 接口類型:Serial 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 尺寸:15 mm x 13 mm x 2.2 mm |
| M10214-K1 | 功能描述:GPS開發(fā)工具 Evaluation Kit for M10214-A 2 Modules RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Evaluation Boards 工具用于評估:IT600, STM32F20x 頻率:1.575 GHz 工作電源電壓:1.8 V 接口類型:Wireless |
| M10215-1F107 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| M1022-3005-AL-0 | 制造商:RAF Electronic Hardware 功能描述: |
| M-102-427 | 制造商:Brady Corporation 功能描述:WIRE MARKER, SELF LAM, 0.5"W X 1.25"H, 200/ROLL; Marker Type:Self Laminating; Marker Dimensions:12.7mm x 31.75mm; Marker Material:Vinyl; Legend:Blank (No Legend); Legend Color:Black; Marker Color:White; Label Size:0.5"W x 1.25"H ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。