- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377801 > M13S128168A-5T (Elite Semiconductor Memory Technology Inc.) 2M x 16 Bit x 4 Banks Double Data Rate SDRAM PDF資料下載
參數(shù)資料
| 型號： | M13S128168A-5T |
| 廠商： | Elite Semiconductor Memory Technology Inc. |
| 英文描述： | 2M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| 中文描述： | 200萬× 16位× 4個銀行雙倍數(shù)據(jù)速率SDRAM |
| 文件頁數(shù)： | 2/49頁 |
| 文件大?。?/td> | 1513K |
| 代理商： | M13S128168A-5T |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
ES MT
DDR SDRAM
2M x 16 Bit x 4 Banks
Double Data Rate SDRAM
M13S128168A
Elite Semiconductor Memory Technology Inc.
Publication Date : Jun. 2007
Revision : 1.8 2/49
Features
z
JEDEC Standard
z
Internal pipelined double-data-rate architecture, two data access per clock cycle
z
Bi-directional data strobe (DQS)
z
On-chip DLL
z
Differential clock inputs (CLK and CLK )
z
DLL aligns DQ and DQS transition with CLK transition
z
Quad bank operation
z
CAS Latency : 3
z
Burst Type : Sequential and Interleave
z
Burst Length : 2, 4, 8
z
All inputs except data & DM are sampled at the rising edge of the system clock(CLK)
z
Data I/O transitions on both edges of data strobe (DQS)
z
DQS is edge-aligned with data for reads; center-aligned with data for WRITE
z
Data mask (DM) for write masking only
z
V
DD
= 2.375V ~ 2.75V, V
DDQ
= 2.375V ~ 2.75V
z
Auto & Self refresh
z
15.6us refresh interval (64ms refresh period, 4K cycle)
z
SSTL-2 I/O interface
z
66pin TSOPII package
Ordering information :
MAX FREQ
VDD
PACKAGE
COMMENTS
M13S128168A -5TG
200MHz
Pb-free
M13S128168A -6TG
166MHz
2.5V
TSOPII
Pb-free
M13S128168A -5BG
200MHz
Pb-free
M13S128168A -6BG
166MHz
2.5V
BGA
Pb-free
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M13S128168A-5TG | 2M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S128168A-6BG | 2M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S128168A-6T | 2M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S128168A-6TG | 2M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S128168A-7.5AB | 2M x 16 Bit x 4 Banks Double Data Rate SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M13S128168A-5TG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S128168A-5TIG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S128168A-6BG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S128168A-6BIG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S128168A-6T | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Double Data Rate SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。