- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180064 > M1A3P400-PQG208II FPGA, 9216 CLBS, 400000 GATES, 350 MHz, PQFP208 PDF資料下載
參數(shù)資料
| 型號： | M1A3P400-PQG208II |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 9216 CLBS, 400000 GATES, 350 MHz, PQFP208 |
| 封裝： | 28 X 28 MM, 3.40 MM HEIGHT, 0.50 MM PITCH, GREEN, PLASTIC, QFP-208 |
| 文件頁數(shù)： | 25/49頁 |
| 文件大小： | 5893K |
| 代理商： | M1A3P400-PQG208II |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
ProASIC3 DC and Switching Characteristics
2- 104
v1.3
Part Number and Revision Date
Part Number 51700097-002-3
Revised August 2008
List of Changes
The following table lists critical changes that were made in the current version of the chapter.
Previous Version
Changes in Current Version (v1.3)
Page
v1.2
(June 2008)
TJ, Maximum Junction Temperature, was changed to 100° from 110 in the
"Thermal Characteristics" section and EQ 2-2. The calculated result of Maximum
Power Allowed has thus changed to 1.463 W from 1.951 W.
Values for the A3P015 device were added to Table 2-7 Quiescent Supply
Values for the A3P015 device were added to Table 2-14 Different Components
Consumption in ProASIC3 Devices is new.
from PAC13 + PAC14 * FCLKOUT to PDC4 + PAC13 * FCLKOUT.
Both fall and rise values were included for tDDRISUD and tDDRIHD in
The typical value for Delay Increments in Programmable Delay Blocks was
changed from 160 to 200 in Table 2-106 ProASIC3 CCC/PLL Specification.
v1.1
(January 2008)
Table note references were added to Table 2-2 Recommended Operating
Conditions 1, and the order of the table notes was changed.
The title for Table 2-4 Overshoot and Undershoot Limits 1 was modified to
remove "as measured on quiet I/Os." Table note 1 was revised to remove
"estimated SSO density over cycles." Table note 2 was revised to remove "refers
only to overshoot/undershoot limits for simultaneous switching I/Os.
"
The "Power per I/O Pin" section was updated to include 3 additional tables
pertaining to input buffer power and output buffer power.
Table 2-29 I/O Output Buffer Maximum Resistances 1 was revised to include
values for 3.3 V PCI/PCI-X.
updated.
v1.0
(January 2008)
column and was incorrect. It was corrected and changed to TA.
Temperature1, Maximum Operating Junction Temperature was changed from
110°C to 100°C for both commercial and industrial grades.
The "PLL Behavior at Brownout Condition" section is new.
In the "PLL Contribution—PPLL" section, the following was deleted:
FCLKIN is the input clock frequency.
was incorrect. It previously said TJ and it was corrected and changed to TA.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M1A3P600-1FG144I | FPGA, 13824 CLBS, 600000 GATES, PBGA144 |
| M1A3P600-1FG144 | FPGA, 13824 CLBS, 600000 GATES, 350 MHz, PBGA144 |
| M1A3P600-1FG256I | FPGA, 13824 CLBS, 600000 GATES, PBGA256 |
| M1A3P600-1FG256 | FPGA, 13824 CLBS, 600000 GATES, 350 MHz, PBGA256 |
| M1A3P600-1FG484I | FPGA, 13824 CLBS, 600000 GATES, PBGA484 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M1A3P400-VQ144 | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3 Flash Family FPGAs |
| M1A3P400-VQ144ES | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3 Flash Family FPGAs |
| M1A3P400-VQ144I | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3 Flash Family FPGAs |
| M1A3P400-VQ144PP | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3 Flash Family FPGAs |
| M1A3P400-VQG144 | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3 Flash Family FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。