Revision 13 2-7 HSTL (I) 1.5 0.17 2.03 HSTL (II) 1.5 0.17 2.03 SSTL2 (I) 2.5 1.38 4.48 SSTL2 (II) 2.5 1.38 4.48 SSTL3" />
參數(shù)資料
型號: M1A3PE3000L-1FGG484
廠商: Microsemi SoC
文件頁數(shù): 77/162頁
文件大?。?/td> 0K
描述: IC FPGA 1KB FLASH 3M 484-FBGA
標準包裝: 40
系列: ProASIC3EL
RAM 位總計: 516096
輸入/輸出數(shù): 341
門數(shù): 3000000
電源電壓: 1.14V ~ 1.575 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 484-BGA
供應商設備封裝: 484-FPBGA(23x23)
ProASIC3E Flash Family FPGAs
Revision 13
2-7
HSTL (I)
1.5
0.17
2.03
HSTL (II)
1.5
0.17
2.03
SSTL2 (I)
2.5
1.38
4.48
SSTL2 (II)
2.5
1.38
4.48
SSTL3 (I)
3.3
3.21
9.26
SSTL3 (II)
3.3
3.21
9.26
Differential
LVDS/B-LVDS/M-LVDS
2.5
2.26
1.50
LVPECL
3.3
5.71
2.17
Table 2-9 Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings 1
CLOAD
(pF)
VCCI
(V)
Static Power
PDC3 (mW)2
Dynamic Power
PAC10 (W/MHz)3
Single-Ended
3.3 V LVTTL/LVCMOS
35
3.3
474.70
3.3 V LVTTL/LVCMOS Wide Range4
35
3.3
474.70
2.5 V LVCMOS
35
2.5
270.73
1.8 V LVCMOS
35
1.8
151.78
1.5 V LVCMOS (JESD8-11)
35
1.5
104.55
3.3 V PCI
10
3.3
204.61
3.3 V PCI-X
10
3.3
204.61
Voltage-Referenced
3.3 V GTL
10
3.3
24.08
2.5 V GTL
10
2.5
13.52
3.3 V GTL+
10
3.3
24.10
2.5 V GTL+
10
2.5
13.54
HSTL (I)
20
1.5
7.08
26.22
HSTL (II)
20
1.5
13.88
27.22
SSTL2 (I)
30
2.5
16.69
105.56
SSTL2 (II)
30
2.5
25.91
116.60
Notes:
1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
2. PDC3 is the static power (where applicable) measured on VCCI.
3. PAC10 is the total dynamic power measured on VCC and VCCI.
4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
Table 2-8 Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings (continued)
VMV
(V)
Static Power
PDC2 (mW)1
Dynamic Power
PAC9 (W/MHz)2
Notes:
1. PDC2 is the static power (where applicable) measured on VMV.
2. PAC9 is the total dynamic power measured on VCC and VMV.
3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8b specification.
相關PDF資料
PDF描述
M1A3PE3000L-1FG484 IC FPGA 1KB FLASH 3M 484-FBGA
A3PE3000L-1FGG484 IC FPGA 1KB FLASH 3M 484-FBGA
EP1S10F780C6 IC STRATIX FPGA 10K LE 780-FBGA
APA600-PQ208I IC FPGA PROASIC+ 600K 208-PQFP
APA600-PQG208I IC FPGA PROASIC+ 600K 208-PQFP
相關代理商/技術參數(shù)
參數(shù)描述
M1A3PE3000L-1FGG484I 功能描述:IC FPGA 1KB FLASH 3M 484-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3EL 標準包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應商設備封裝:352-CQFP(75x75)
M1A3PE3000L-1FGG484M 制造商:Microsemi Corporation 功能描述:FPGA ProASIC?3EL Family 3M Gates 130nm Technology 1.2V/1.5V 484-Pin FBGA 制造商:Microsemi Corporation 功能描述:FPGA PROASIC?3EL FAMILY 3M GATES 130NM (CMOS) TECHNOLOGY 1.2 - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 3M GATES W/M1 484FBGA 制造商:Microsemi Corporation 功能描述:IC FPGA 341 I/O 484FBGA
M1A3PE3000L-1FGG896 功能描述:IC FPGA 1KB FLASH 3M 896-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3EL 產(chǎn)品培訓模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應商設備封裝:484-FBGA(23x23)
M1A3PE3000L-1FGG896I 功能描述:IC FPGA 1KB FLASH 3M 896-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3EL 標準包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應商設備封裝:352-CQFP(75x75)
M1A3PE3000L-1FGG896M 制造商:Microsemi Corporation 功能描述:FPGA PROASIC?3EL FAMILY 3M GATES 130NM (CMOS) TECHNOLOGY 1.2 - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 3M GATES W/M1 896FBGA 制造商:Microsemi Corporation 功能描述:IC FPGA 620 I/O 896FBGA