- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359002 > M27V801-200N6TR (意法半導體) Quadruple 2-Input Positive-OR Buffers/Drivers 14-SOIC 0 to 70 PDF資料下載
參數(shù)資料
| 型號： | M27V801-200N6TR |
| 廠商： | 意法半導體 |
| 英文描述： | Quadruple 2-Input Positive-OR Buffers/Drivers 14-SOIC 0 to 70 |
| 中文描述： | 8兆1兆x8低壓紫外線EPROM和檢察官辦公室存儲器 |
| 文件頁數(shù)： | 9/16頁 |
| 文件大?。?/td> | 108K |
| 代理商： | M27V801-200N6TR |
9/16
M27V801
PRESTO IIB Programming Algorithm
PRESTO IIB Programming Algorithm allows the
whole array to be programmed with a guaranteed
margin, in a typical timeof 52.5 seconds. This can
be achieved with STMicroelectronics M27V801
due to several design innovations to improve pro-
gramming efficiency and to provide adequate mar-
gin for reliability. Before starting the programming
the internal MARGIN MODE circuit is set in order
to guarantee that each cell is programmed with
enough margin. Then a sequence of 50
μ
s pro-
gram pulses are applied to each byte until a cor-
rect verify occurs. No overprogram pulses are
applied since the verify in MARGIN MODE pro-
vides the necessary margin.
Program Inhibit
Programming of multiple M27V801s in parallel
with different data is also easily accomplished. Ex-
cept for E, alllike inputs including GV
PP
of thepar-
allel M27V801 may be common. A TTL low level
pulse applied to a M27V801’s E input, with V
PP
at
12.75V, will program that M27V801. A high level E
input inhibits the other M27V801s from being pro-
grammed.
Program Verify
A verify (read) should be performed on the pro-
grammed bits to determine that theywere correct-
ly programmed. The verify is accomplished with G
at V
IL
. Data should be verified with t
ELQV
after the
falling edge of E.
Figure 7. Programming and Verify Modes AC Waveforms
tAVEL
VALID
AI01270
A0-A19
Q0-Q7
VCC
DATA IN
DATA OUT
E
tQVEL
tVCHEL
tVPHEL
tEHQX
tEHVPX
tELQV
tELEH
tEHQZ
tVPLEL
PROGRAM
VERIFY
GVPP
tEHAX
Figure 8. Programming Flowchart
AI01271B
n = 0
Last
Addr
VERIFY
E = 50
μ
s Pulse
++n
= 25
++ Addr
VCC= 6.25V, VPP= 12.75V
FAIL
CHECK ALL BYTES
1st: VCC= 6V
2nd: VCC= 4.2V
YES
NO
YES
NO
YES
NO
SET MARGIN MODE
RESETMARGINMODE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M27V801-200K6TR | Quadruple 2-Input Positive-AND Buffers/Drivers 14-PDIP 0 to 70 |
| M27V801-200K1TR | Quadruple 2-Input Positive-AND Buffers/Drivers 14-PDIP 0 to 70 |
| M27V801-200F6TR | 8 Mbit 1Mb x8 Low Voltage UV EPROM and OTP EPROM |
| M27V801-200F1TR | Quadruple 2-Input Positive-AND Buffers/Drivers 14-SOIC 0 to 70 |
| M27V801-180N6TR | Quadruple 2-Input Positive-AND Buffers/Drivers 14-SOIC 0 to 70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M27V801-200P1TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Mbit 1Mb x8 Low Voltage UV EPROM and OTP EPROM |
| M27V801-200P6TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Mbit 1Mb x8 Low Voltage UV EPROM and OTP EPROM |
| M27W016 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Mbit 1Mb x16 3V Supply FlexibleROMTM Memory |
| M27W016-100B1 | 功能描述:可擦除可編程ROM 16M (1Mx16) 100ns RoHS:否 制造商:Maxim Integrated 類型: 存儲容量:1024 bit 組織:1 K x 1 接口類型: 工作電流:5 uA 編程電壓: 工作電源電壓:2.8 V to 6 V 最大工作溫度:+ 85 C 安裝風格:Through Hole 封裝 / 箱體:TO-92 |
| M27W016-100B1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Mbit 1Mb x16 3V Supply FlexibleROMTM Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復。