- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359027 > M29F102BB70N1F (意法半導(dǎo)體) 1 Mbit (64Kb x16, Boot Block) Single Supply Flash Memory PDF資料下載
參數(shù)資料
| 型號： | M29F102BB70N1F |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 1 Mbit (64Kb x16, Boot Block) Single Supply Flash Memory |
| 中文描述： | 1兆位（64Kb的x16插槽，引導(dǎo)塊）單電源閃存 |
| 文件頁數(shù)： | 7/24頁 |
| 文件大?。?/td> | 432K |
| 代理商： | M29F102BB70N1F |
7/24
M29F102BB
BUS OPERATIONS
There are five standard bus operations that control
the device. These are Bus Read, Bus Write, Out-
put Disable, Standby and Automatic Standby. See
Table 3., Bus Operations
, for a summary. Typical-
ly glitches of less than 5ns on Chip Enable or Write
Enable are ignored by the memory and do not af-
fect bus operations.
Bus Read.
Bus Read operations read from the
memory cells, or specific registers in the Com-
mand Interface. A valid Bus Read operation in-
volves setting the desired address on the Address
Inputs, applying a Low signal, V
IL
, to Chip Enable
and Output Enable and keeping Write Enable
High, V
IH
. The Data Inputs/Outputs will output the
value, see
Figure 9., Read Mode AC Waveforms
,
and
Table 11., Read AC Characteristics (TA = 0 to
70°C)
, for details of when the output becomes val-
id.
Bus Write.
Bus Write operations write to the
Command Interface. A valid Bus Write operation
begins by setting the desired address on the Ad-
dress Inputs. The Address Inputs are latched by
the Command Interface on the falling edge of Chip
Enable or Write Enable, whichever occurs last.
The Data Inputs/Outputs are latched by the Com-
mand Interface on the rising edge of Chip Enable
or Write Enable, whichever occurs first. Output En-
able must remain High, V
IH
, during the whole Bus
Write operation. See Figures
10
and
11
, Write AC
Waveforms, and Tables
12
and
13
, Write AC
Characteristics, for details of the timing require-
ments.
Output Disable.
The Data Inputs/Outputs are in
the high impedance state when Output Enable is
High, V
IH
.
Standby.
When Chip Enable is High, V
IH
, the
memory enters Standby mode and the Data In-
puts/Outputs pins are placed in the high-imped-
ance state. To reduce the Supply Current to the
Standby Supply Current, I
CC2
, Chip Enable should
be held within V
CC
± 0.2V. For the Standby current
level see
Table 10., DC Characteristics (T
A
= 0 to
70°C)
.
During program or erase operations the memory
will continue to use the Program/Erase Supply
Current, I
CC3
, for Program or Erase operations un-
til the operation completes.
Automatic Standby.
If CMOS levels (V
CC
± 0.2V)
are used to drive the bus and the bus is inactive for
150ns or more the memory enters Automatic
Standby where the internal Supply Current is re-
duced to the Standby Supply Current, I
CC2
. The
Data Inputs/Outputs will still output data if a Bus
Read operation is in progress.
Special Bus Operations
Additional bus operations can be performed to
read the Electronic Signature and also to apply
and remove Block Protection. These bus opera-
tions are intended for use by programming equip-
ment and are not usually used in applications.
They require V
ID
to be applied to some pins.
Electronic Signature.
The memory has two
codes, the manufacturer code and the device
code, that can be read to identify the memory.
These codes can be read by applying the signals
listed in
Table 3., Bus Operations
.
Block Protection
and
Blocks Unprotection.
Each
block can be separately protected against acci-
dental Program or Erase. Protected blocks can be
unprotected to allow data to be changed.
There are two methods available for protecting
and unprotecting the blocks, one for use on pro-
gramming equipment and the other for in-system
use. For further information refer to Application
Note AN1122, Applying Protection and Unprotec-
tion to M29 Series Flash.
Table 3. Bus Operations
Note: 1. X = V
IL
or V
IH
.
Operation
E
G
W
Address Inputs
Data
Inputs/Outputs
Bus Read
V
IL
V
IL
V
IH
Cell Address
Data Output
Bus Write
V
IL
V
IH
V
IL
Command Address
Data Input
Output Disable
X
V
IH
V
IH
X
Hi-Z
Standby
V
IH
X
X
X
Hi-Z
Read Manufacturer
Code
V
IL
V
IL
V
IH
A0 = V
IL
, A1 = V
IL
, A9 = V
ID
,
Others V
IL
or V
IH
0020h
Read Device Code
V
IL
V
IL
V
IH
A0 = V
IH
, A1 = V
IL
, A9 = V
ID
,
Others V
IL
or V
IH
0097h
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M29F102BB70N1T | 1 Mbit 64Kb x16, Boot Block Single Supply Flash Memory |
| M29F102BB | HEX BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT 14-VQFN -40 to 85 |
| M29F102BB35K1F | Quadruple 2-Input Positive-AND Gate 14-VQFN -40 to 85 |
| M29F102BB35K1T | Quadruple Bus Buffer Gate with 3-State Outputs 14-VQFN -40 to 85 |
| M29F102BB35N1F | Quadruple Bus Buffer Gate with 3-State Outputs 14-VQFN -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M29F160BT70N1 | 功能描述:閃存 2Mx8 or 1Mx16 70ns RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| M29F160FB55N3E2 | 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE 5V - Trays 制造商:Micron Technology Inc 功能描述:IC FLASH 16MBIT 55NS 48TSOP |
| M29F160FB55N3F2 | 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE 5V - Tape and Reel |
| M29F160FB55N3F2 TR | 制造商:Micron Technology Inc 功能描述:IC FLASH 16MBIT 55NS 48TSOP |
| M29F160FB5AN6E2 | 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE 5V - Trays 制造商:Micron Technology Inc 功能描述:NOR Flash Parallel 5V 16Mbit 2M/1M x 8bit/16bit 55ns 48-Pin TSOP Tray 制造商:Micron Technology Inc 功能描述:IC FLASH 16MBIT 55NS 48TSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。