參數(shù)資料
型號(hào)： M29F400FB55M3F2
元件分類： PROM
英文描述： 256K X 16 FLASH 5V PROM, 55 ns, PDSO44
封裝： 0.500 INCH, ROHS COMPLIANT, PLASTIC, SOP-44
文件頁數(shù)： 15/65頁
文件大?。?/td> 1669K
代理商： M29F400FB55M3F2
Bus Operations
M29FxxxFT, M29FxxxFB
22/65
3
Bus Operations
There are five standard bus operations that control the device. These are Bus Read, Bus
Write, Output Disable, Standby and Automatic Standby. See Tables Table 2. and Table 3.,
Bus Operations, for a summary. Typically glitches of less than 5ns on Chip Enable or Write
Enable are ignored by the memory and do not affect bus operations.
3.1
Bus Read.
Bus Read operations read from the memory cells, or specific registers in the Command
Interface. A valid Bus Read operation involves setting the desired address on the Address
Inputs, applying a Low signal, VIL, to Chip Enable and Output Enable and keeping Write
Enable High, VIH. The Data Inputs/Outputs will output the value, see Figure Figure 19.,
Read Mode AC Waveforms, and Table Table 15., Read AC Characteristics, for details of
when the output becomes valid.
3.2
Bus Write.
Bus Write operations write to the Command Interface. A valid Bus Write operation begins by
setting the desired address on the Address Inputs. The Address Inputs are latched by the
Command Interface on the falling edge of Chip Enable or Write Enable, whichever occurs
last. The Data Inputs/Outputs are latched by the Command Interface on the rising edge of
Chip Enable or Write Enable, whichever occurs first. Output Enable must remain High, VIH,
during the whole Bus Write operation. See Figures Figure 20. and Figure 21., Write AC
Waveforms, and Tables Table 16. and Table 17., Write AC Characteristics, for details of the
timing requirements.
3.3
Output Disable.
The Data Inputs/Outputs are in the high impedance state when Output Enable is High, VIH.
3.4
Standby.
When Chip Enable is High, VIH, the memory enters Standby mode and the Data
Inputs/Outputs pins are placed in the high-impedance state. To reduce the Supply Current to
the Standby Supply Current, ICC2, Chip Enable should be held within VCC ± 0.2V. For the
Standby current level see Table Table 14., DC Characteristics.
During program or erase operations the memory will continue to use the Program/Erase
Supply Current, ICC3, for Program or Erase operations until the operation completes.
3.5
Automatic Standby.
If CMOS levels (VCC ± 0.2V) are used to drive the bus and the bus is inactive for 150ns or
more the memory enters Automatic Standby where the internal Supply Current is reduced to
the Standby Supply Current, ICC2. The Data Inputs/Outputs will still output data if a Bus
Read operation is in progress.
相關(guān)PDF資料
PDF描述
M29F400FB5AN6F2 256K X 16 FLASH 5V PROM, 55 ns, PDSO48
M29W800B-120N5RTR 1M X 8 FLASH 3V PROM, 120 ns, PDSO48
M29W800T-150M6 1M X 8 FLASH 3V PROM, 150 ns, PDSO44
M29W800FB9N3F 512K X 16 FLASH 3V PROM, 90 ns, PDSO48
M2CT-90A1-24ER PUSHBUTTON SWITCH, DPST, MOMENTARY, PANEL MOUNT-THREADED
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M29F400FB55M3F2 TR 制造商:Micron Technology Inc 功能描述:IC FLASH 4MBIT 55NS 44SO
M29F400FB55M3T2 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE 5V - Trays
M29F400FB55N3E2 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE 5V - Trays 制造商:Micron Technology Inc 功能描述:IC FLASH 4MBIT 55NS 48TSOP
M29F400FB55N3F2 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE 5V - Tape and Reel
M29F400FB55N3F2 TR 制造商:Micron Technology Inc 功能描述:IC FLASH 4MBIT 55NS 48TSOP
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*