參數(shù)資料
型號: M302801FCHP-U7
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80
封裝: 12 X 12 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, LQFP-80
文件頁數(shù): 16/35頁
文件大小: 399K
代理商: M302801FCHP-U7
2. Central Processing Unit(CPU)
)
B
8
2
/
C
6
1
M
,
8
2
/
C
6
1
M
(
p
u
o
r
G
8
2
/
C
6
1
M
page 23
3
f
o
6
0
2
,
5
1
.
p
e
S
0
5
.
0
.
v
e
R
2.3 Frame Base Register (FB)
FB is configured with 16 bits, and is used for FB relative addressing.
2.4 Interrupt Table Register (INTB)
INTB is configured with 20 bits, indicating the start address of an interrupt vector table.
2.5 Program Counter (PC)
PC is configured with 20 bits, indicating the address of an instruction to be executed.
2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)
Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.
Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.
2.7 Static Base Register (SB)
SB is configured with 16 bits, and is used for SB relative addressing.
2.8 Flag Register (FLG)
FLG consists of 11 bits, indicating the CPU status.
2.8.1 Carry Flag (C Flag)
This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.
2.8.2 Debug Flag (D Flag)
The D flag is used exclusively for debugging purpose. During normal use, it must be set to 0.
2.8.3 Zero Flag (Z Flag)
This flag is set to 1 when an arithmetic operation resulted in 0; otherwise, it is 0.
2.8.4 Sign Flag (S Flag)
This flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, it is 0.
2.8.5 Register Bank Select Flag (B Flag)
Register bank 0 is selected when this flag is 0 ; register bank 1 is selected when this flag is 1.
2.8.6 Overflow Flag (O Flag)
This flag is set to 1 when the operation resulted in an overflow; otherwise, it is 0.
2.8.7 Interrupt Enable Flag (I Flag)
This flag enables a maskable interrupt.
Maskable interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1. The I flag is
cleared to 0 when the interrupt request is accepted.
2.8.8 Stack Pointer Select Flag (U Flag)
ISP is selected when the U flag is 0; USP is selected when the U flag is 1.
The U flag is cleared to 0 when a hardware interrupt request is accepted or an INT instruction for software
interrupt Nos. 0 to 31 is executed.
2.8.9 Processor Interrupt Priority Level (IPL)
IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level
0 to level 7.
If a requested interrupt has priority greater than IPL, the interrupt is enabled.
2.8.10 Reserved Area
When write to this bit, write 0. When read, its content is indeterminate.
相關(guān)PDF資料
PDF描述
M30280F6HP-U3 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80
M30281F6HP-U3 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP64
M30280FAHP-U7 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80
M30280MC-XXXHP-U5 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP80
M30280FCHP-U3 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M30280F6HP 制造商:Renesas Electronics Corporation 功能描述:IC,microcontroller,M16C/Tiny,1
M30280F6HP D3 制造商:Renesas Electronics Corporation 功能描述:
M30280F6HP D5 制造商:Renesas Electronics Corporation 功能描述:
M30280F6HP#D5 功能描述:IC M16C MCU FLASH 48K 80-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:M16C™ M16C/微型/28 產(chǎn)品培訓(xùn)模塊:CAN Basics Part-1 CAN Basics Part-2 Electromagnetic Noise Reduction Techniques Part 1 M16C Product Overview Part 1 M16C Product Overview Part 2 標準包裝:1 系列:M16C™ M32C/80/87 核心處理器:M32C/80 芯體尺寸:16/32-位 速度:32MHz 連通性:EBI/EMI,I²C,IEBus,IrDA,SIO,UART/USART 外圍設(shè)備:DMA,POR,PWM,WDT 輸入/輸出數(shù):121 程序存儲器容量:384KB(384K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:24K x 8 電壓 - 電源 (Vcc/Vdd):3 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 34x10b,D/A 2x8b 振蕩器型:內(nèi)部 工作溫度:-20°C ~ 85°C 封裝/外殼:144-LQFP 包裝:托盤 產(chǎn)品目錄頁面:749 (CN2011-ZH PDF) 配用:R0K330879S001BE-ND - KIT DEV RSK M32C/87
M30280F6HP#D7 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT R8C CISC 48KB FLASH 3.3V/5V 80LQFP - Trays