1. Overview
I : Input
O : Output
I/O : Input and output
Table 1.9
Pin Description (2)
Signal Name
Pin Name
I/O Type
Description
Main clock
input
XIN
I
I/O pins for the main clock generation circuit. Connect a ceramic
resonator or crystal oscillator between XIN and XOUT. To use the
external clock, input the clock from XIN and leave XOUT open.
Main clock
output
XOUT
O
Sub clock
input
XCIN
I
I/O pins for a sub clock oscillation circuit. Connect a crystal oscillator
between XCIN and XCOUT. To use the external clock, input the clock
from XCIN and leave XCOUT open.
Sub clock
output
XCOUT
O
Clock output
CLKOUT
O
The clock of the same cycle as fC, f8, or f32 is outputted.
INT interrupt
input
INT0 to INT4
I
Input pins for the INT interrupt.
NMI interrupt
input
NMI
I
Input pin for the NMI interrupt.
Key input
interrupt input
KI0 to KI3
I
Input pins for the key input interrupt.
Timer A
TA0OUT to
TA2OUT
I/O
These are timer A0 to timer A2 I/O pins. (however, the output of
TA0OUT for the N-channel open drain output.)
TA0IN to TA2IN
I
These are timer A0 to timer A2 input pins.
Timer B
TB0IN to TB2IN
I
These are timer B0 to timer B2 input pins.
Serial
interface
CTS0 to CTS2
I
These are send control input pins.
RTS0 to RTS2
O
These are receive control output pins.
CLK0 to CLK2
I/O
These are transfer clock I/O pins.
RXD0 to RXD2
I
These are serial data input pins.
TXD0 to TXD2
O
These are serial data output pins. (however, TXD2 for the N-channel
open drain output.)
CLKS1
O
This is output pin for transfer clock output from multiple pins function.
I2C mode
SDA0 to SDA2
I/O
These are serial data I/O pins. (however, SDA2 for the N-channel
open drain output.)
SCL0 to SCL2
I/O
These are transfer clock I/O pins. (however, SCL2 for the N-channel
open drain output.)
Reference
voltage input
VREF
I
Applies the reference voltage for the A/D converter.
A/D converter
AN0 to AN7,
AN0_0 to AN0_7
I
Analog input pins for the A/D converter.
ADTRG
I
This is an A/D trigger input pin.
ANEX0
I/O
This is the extended analog input pin for the A/D converter, and is the
output in external op-amp connection mode.
ANEX1
I
This is the extended analog input pin for the A/D converter.
I/O port
P0_0 to P0_7,
P1_0 to P1_7,
P2_0 to P2_7,
P3_0 to P3_7,
P4_0 to P4_7,
P5_0 to P5_7,
P6_0 to P6_7,
P7_0 to P7_7,
P9_0 to P9_7,
P10_0 to P10_7
I/O
8-bit I/O ports in CMOS, having a direction register to select an input
or output.
Each pin is set as an input port or output port. An input port can be set
for a pull-up or for no pull-up in 4-bit unit by program. (however, P7_0
and P7_1 for the N-channel open drain output.)
P8_0 to P8_4,
P8_6, P8_7
I/O
I/O ports having equivalent functions to P0.
Input port
P8_5
I
Input pin for the NMI interrupt. Pin states can be read by the P8_5 bit
in the P8 register.