- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45019 > M30624MGM-XXXFP 16-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | M30624MGM-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100 |
| 文件頁數(shù)： | 13/33頁 |
| 文件大小： | 448K |
| 代理商： | M30624MGM-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
Timing
Mitsubishi microcomputers
M16C / 62M Group
(Low voltage version)
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
17
Switching characteristics (referenced to VCC = 3V, VSS = 0V at Topr = – 20oC to 85oC / – 40oC to
85oC (Note 2), CM15 = “1” unless otherwise specified)
Table 1.26.23. Memory expansion and microprocessor modes
(when accessing external memory area with wait, and select multiplexed bus)
Note 2: Specify a product of –40°C to 85°C to use it.
Symbol
Standard
Measuring condition
Max.
Min.
Parameter
Unit
td(BCLK-AD)
Address output delay time
60
ns
th(BCLK-AD)
Address output hold time (BCLK standard)
4ns
td(BCLK-CS)
Chip select output delay time
60
ns
th(BCLK-CS)
Chip select output hold time (BCLK standard)
4ns
ns
th(RD-AD)
Address output hold time (RD standard)
(Note 1)
td(BCLK-RD)
RD signal output delay time
60
ns
th(BCLK-RD)
RD signal output hold time
0
ns
th(WR-AD)
Address output hold time (WR standard)
(Note 1)
td(BCLK-WR)
WR signal output delay time
60
ns
td(BCLK-DB)
Data output delay time (BCLK standard)
80
ns
th(BCLK-DB)
Data output hold time (BCLK standard)
4
ns
td(DB-WR)
Data output delay time (WR standard)
(Note 1)
ns
th(BCLK-ALE)
ALE signal output hold time (BCLK standard)
– 4
ns
td(AD-ALE)
ALE signal output delay time (Address standard)
(Note 1)
ns
th(ALE-AD)
ALE signal output hold time(Address standard)
40
ns
th(BCLK-WR)
WR signal output hold time
0ns
ns
th(RD-CS)
Chip select output hold time (RD standard)
(Note 1)
th(WR-CS)
Chip select output hold time (WR standard)
(Note 1)
ns
td(AD-RD)
Post-address RD signal output delay time
ns
0
td(AD-WR)
Post-address WR signal output delay time
ns
0
tdZ(RD-AD)
Address output floating start time
ns
8
td(BCLK-ALE)
ALE signal output delay time (BCLK standard)
ns
60
Note 1: Calculated according to the BCLK frequency as follows:
th(RD – AD) =
f(BCLK) X 2
10
9
[ns]
th(WR – AD) =
f(BCLK) X 2
10
9
[ns]
th(RD – CS) =
f(BCLK) X 2
10
9
[ns]
th(WR – CS) =
f(BCLK) X 2
10
9
[ns]
td(DB – WR) =
f(BCLK) X 2
10
9
– 80
[ns]
X 3
td(AD – ALE) =
f(BCLK) X 2
10
9
– 45
[ns]
th(WR – DB) =
f(BCLK) X 2
10
9
[ns]
th(WR-DB)
Data output hold time (WR standard)
ns
(Note 1)
Figure 1.26.1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M30620FCMFP | 16-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP100 |
| M30624FGMGP | 16-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP100 |
| M30624MGM-XXXGP | 16-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP100 |
| M30624FGMFP | 16-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP100 |
| M30624MGM-XXXGP | 16-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M30624MGN-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30624MGN-XXXGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30624MGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30624MGP-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30624MGP-XXXGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。