58
MITSUBISHI MICROCOMPUTERS
4570 Group
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
CONTROL REGISTERS
V1
3
V1
2
V1
1
V1
0
Timer 2 interrupt enable bit
Timer 1 interrupt enable bit
Not used
External 0 interrupt enable bit
0
1
0
1
0
1
0
1
Interrupt disabled (SNZT2 instruction is valid)
Interrupt enabled (SNZT2 instruction is invalid)
Interrupt disabled (SNZT1 instruction is valid)
Interrupt enabled (SNZT1 instruction is invalid)
This bit has no function, but read/write is enabled.
Interrupt disabled (SNZ0 instruction is valid)
Interrupt enabled (SNZ0 instruction is invalid)
Interrupt control register V1
at reset : 0000
2
RAM back-up : 0000
2
R/W
V2
3
V2
2
V2
1
V2
0
Not used
Not used
Not used
Timer 3 interrupt enable bit
0
1
0
1
0
1
0
1
This bit has no function, but read/write is enabled.
Interrupt disabled (SNZT3 instruction is valid)
Interrupt enabled (SNZT3 instruction is invalid)
Interrupt control register V2
at reset : 0000
2
at RAM back-up : 0000
2
R/W
This bit has no function, but read/write is enabled.
This bit has no function, but read/write is enabled.
Notes 1: “R” represents read enabled, and “W” represents write enabled.
2: Depending on the input state of P2
1
/INT pin, the external interrupt request flag EXF0 may be set to “1” when the contents
of I1
2
is changed. Accordingly, set a value to bit 2 of register I1 and execute the SNZ0 instruction to clear the EXF0 flag after
executing at least one instruction.
I1
3
I1
2
I1
1
I1
0
Not used
Interrupt valid waveform for INT pin /return
level selection bit (Note 2)
Not used
Not used
0
1
0
1
0
1
0
1
This bit has no function, but read/write is enabled.
Falling waveform (“L” level of INT pin is recognized with the SNZI0
instruction)/“L” level
Rising waveform (“H” level of INT pin is recognized with the SNZI0
instruction)/“H” level
This bit has no function, but read/write is enabled.
This bit has no function, but read/write is enabled.
Interrupt control register I1
R/W
at reset : 0000
2
at RAM back-up : state retained