- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377824 > M34S32BN6T (意法半導體) 32K Serial I2C Bus EEPROM With User-Defined Read-Only Block and 32-Byte OTP Page PDF資料下載
參數(shù)資料
| 型號： | M34S32BN6T |
| 廠商： | 意法半導體 |
| 元件分類： | DRAM |
| 英文描述： | 32K Serial I2C Bus EEPROM With User-Defined Read-Only Block and 32-Byte OTP Page |
| 中文描述： | 32K的串行I2C總線的EEPROM與用戶定義的只讀塊和32字節(jié)檢察官頁 |
| 文件頁數(shù)： | 3/18頁 |
| 文件大?。?/td> | 156K |
| 代理商： | M34S32BN6T |
M34S32
3/18
When writing data to the memory it responds to
the 8 bits received by asserting an acknowledge
bit during the 9th bit time. When data is read by the
bus master, it acknowledges the receipt of the
data bytes in the same way.
Data transfers are terminated with a STOP condi-
tion.
Power On Reset: VCC lock out write protect.
In
order to prevent data corruption and inadvertent
write operations during power up, a Power On Re-
set (POR) circuit is implemented. Until the VCC
voltage has reached the POR threshold value, the
internal reset is active: all operations are disabled
and the device will not respond to any command.
In the same way, when VCC drops down from the
operating voltage to below the POR threshold val-
ue, all operations are disabled and the device will
not respond to any command. A stable VCC must
be applied before applying any logic signal.
SIGNAL DESCRIPTION
Serial Clock (SCL).
The SCL input pin is used to
synchronize all data in and out of the memory. A
resistor can be connected from the SCL line to
VCC to act as a pull up (see Figure 3)
Serial Data (SDA).
The SDA pin is bi-directional
and is used to transfer data in or out of the memo-
ry. It is an open drain output that may be wire-
OR’ed with other open drain or open collector sig-
nals on the bus. A pull-up resistor must be con-
nected from the SDA bus line to V
CC
(see Figure
3).
DESCRIPTION (cont’d)
The memory is compatible with the I
2
C extended
addressing standard, two wire serial interface
which uses a bi-directional data bus and serial
clock. The memory carries a built-in 4 bit, unique
device identification code (1010) corresponding to
the I
2
C bus definition. The memory behaves as
slave devices in the I
2
C protocol with all memory
operations synchronized by the serial clock. Read
and write operations are initiated by a START con-
dition generated by the bus master. The START
condition is followed by the Device Select Byte.
This is a stream of 4 bits (the identification code
1010), then 3 bits of memory block access input,
plus one read/write bit. The byte is finally terminat-
ed by an acknowledge bit.
The M34S32 contains three memory blocks: the
OTP page, the EEPROM block and the ROM
block. The OTP (One Time Programmable) page
is a page of 32 bytes, written once by the user. The
OTP page is not located within the 32 Kbits EEP-
ROM area. Once written, the OTP page cannot be
modified by further write instructions. The ROM
block resides inside the 32 Kbit EEPROM area.
The size of the ROM block is defined (by the user)
with the help of the Control Register.
The OTP page is accessed with the Device Select
Byte 1010001x, the EEPROM and ROM blocks
are accessed with the Device Select Byte
1010000x. The control register is accessed with
the Device Select Byte 1010100x (see Table 3).
Table 3. Device Select Byte
Device Code
Memory Block Access
RW
Device Select Bit
b7
b6
b5
b4
b3
b2
b1
b0
EEPROM and ROM access
1
0
1
0
0
0
0
RW
OTP Page access
1
0
1
0
0
0
1
RW
Control Register access
1
0
1
0
1
0
0
RW
Table 4. Operating Modes
Mode
RW bit
Data
Bytes
Initial Sequence
Current Address Read
1
1
START, Device Select, RW = 1
Random Address Read
0
1
START, Device Select, RW = 0, Address
1
reSTART, Device Select, RW = 1
Sequential Read
1
≥
1
As CURRENT or RANDOM Mode
Byte Write
0
1
START, Device Select, RW = 0
Page Write
0
≤
32
START, Device Select, RW = 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M34S32WBN1T | 32K Serial I2C Bus EEPROM With User-Defined Read-Only Block and 32-Byte OTP Page |
| M34S32WBN5T | 32K Serial I2C Bus EEPROM With User-Defined Read-Only Block and 32-Byte OTP Page |
| M34S32WMN1T | 32K Serial I2C Bus EEPROM With User-Defined Read-Only Block and 32-Byte OTP Page |
| M34S32 | 32K Serial IIC Bus EEPROM With User-Defined Read-Only Block and 32-Byte OTP Page(32K串行IIC總線EEPROM) |
| M34W02 | 2Kbit Serial EEPROM with Software Data Protection(2Mb串行EEPROM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M34S32MN | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32K Serial I2C Bus EEPROM With User-Defined Read-Only Block and 32-Byte OTP Page |
| M34S32MN1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32K Serial I2C Bus EEPROM With User-Defined Read-Only Block and 32-Byte OTP Page |
| M34S32MN5T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32K Serial I2C Bus EEPROM With User-Defined Read-Only Block and 32-Byte OTP Page |
| M34S32MN6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32K Serial I2C Bus EEPROM With User-Defined Read-Only Block and 32-Byte OTP Page |
| M34S32WBN1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32K Serial I2C Bus EEPROM With User-Defined Read-Only Block and 32-Byte OTP Page |
發(fā)布緊急采購，3分鐘左右您將得到回復。