![](http://datasheet.mmic.net.cn/110000/M35500AFP_datasheet_3496200/M35500AFP_2.png)
M35500AFP/AGP
DESCRIPTION/FEATURES
High-breakdown-voltage output port ......................................... 26
Segment output ............................................ 8 to 18
Digit output ................................................... 7 to 10
(Ports P0 to P7 are also used as ordinary output ports)
Output breakdown .................................. Vcc – 45 V
Output current .................. –18 mA (DIG0 to DIG17),
–7 mA (SEG0 to SEG7)
Pull-down resistor ........................................ build-in
Dimmer switch ............................................ 4 levels
A-D converter ................................................... 8-bit ! 6 channels
Absolute accuracy ....................................... ±3 LSB
PIN CONFIGURATION (TOP VIEW)
MITSUBISHI LINEAR IC’s
FLD CONTROLLER
Serial I/O ..................................... 4 (CS controller, external clock)
Noise filter .................................................... build-in
(in serial input pin and clock pin, 2 MHz sampling)
FLD display data ............................................. input
A-D conversion data ..................................... output
Command ....................................................... input
Package ................................................................. 44P6N/44P6X
Oscillating circuit ........... CR oscillating cirucit (external capacitor)
Oscillating frequency ..................................... 4 MHz
Power source voltage .................................................. 4.0 to 5.5 V
Fig. 1. Pin configuration of M35500AFP/AGP
Package type: 44P6N/44P6X
PRELIMINARY
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
1
22
M35500AFP
M35500AGP
33
32
30
31
29
26
28
27
25
24
23
DIG
15
/SEG
10
DIG
14
/SEG
11
DIG
13
/SEG
12
DIG
12
/SEG
13
DIG
11
/SEG
14
DIG
10
/SEG
15
DIG
9
/SEG
16
DIG
8
/SEG
17
DIG
6
/P6
DIG
7
/P7
DIG
5
/P5
DIG16/SEG9
DIG17/SEG8
SEG7
SEG6
SEG5
SEG4
SEG3
SEG2
SEG1
SEG0
VDD
34
35
36
37
38
39
40
41
42
43
44
V
DD
X
OUT
V
SS
X
IN
RESET
AN
5
AN
4
AN
3
AN
2
AN
1
AN
0
DIG4/P4
DIG3/P3
DIG2/P2
DIG1/P1
DIG0/P0
VEE
SCLK
SOUT
SIN
CS
2
3
4
5
6
7
8
9
10
11
21
20
19
18
17
16
15
14
13
12