- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67762 > M37271MF-XXXSP 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP52 PDF資料下載
參數(shù)資料
| 型號： | M37271MF-XXXSP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP52 |
| 封裝： | 0.600 INCH, 1.78 MM PITCH, PLASTIC, SDIP-52 |
| 文件頁數(shù)： | 42/98頁 |
| 文件大?。?/td> | 1411K |
| 代理商： | M37271MF-XXXSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
MITSUBISHI MICROCOMPUTERS
M37271MF-XXXSP
M37271EF-XXXSP, M37271EFSP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
46
When the first-byte address data matches the slave address, the
AAS bit of the I2C status register (address 00F816) is set to “1.” After
the second-byte address data is stored into the I2C data shift register
(address 00F616), make an address comparison between the sec-
ond-byte data and the slave address by software. When the address
data of the 2 bytes matches the slave address, set the RBW bit of the
I2C address register (address 00F716) to “1” by software. This pro-
__
cessing can match the 7-bit slave address and R/W data, which are
received after a RESTART condition is detected, with the value of
the I2C address register (address 00F716). For the data transmission
format when the 10-bit addressing format is selected, refer to Figure
49, (3) and (4).
(10) Example of Master Transmission
An example of master transmission in the standard clock mode, at
the SCL frequency of 100 kHz and in the ACK return mode is shown
below.
1 Set a slave address in the high-order 7 bits of the I2C address
register (address 00F716) and “0” in the RBW bit.
2 Set the ACK return mode and SCL = 100 kHz by setting “8516” in
the I2C clock control register (address 00FA16).
3 Set “1016” in the I2C status register (address 00F816) and hold
the SCL at the “H” level.
4 Set a communication enable status by setting “4816” in the I2C
control register (address 00F916).
5 Set the address data of the destination of transmission in the high-
order 7 bits of the I2C data shift register (address 00F616) and set
“0” in the least significant bit.
6 Set “F016” in the I2C status register (address 00F816) to generate
a START condition. At this time, an SCL for 1 byte and an ACK
clock automatically occurs.
7 Set transmit data in the I2C data shift register (address 00F616).
At this time, an SCL and an ACK clock automatically occurs.
8 When transmitting control data of more than 1 byte, repeat step
7.
9 Set “D016” in the I2C status register (address 00F816). After this,
if ACK is not returned or transmission ends, a STOP condition
occurs.
(11) Example of Slave Reception
An example of slave reception in the high-speed clock mode, at the
SCL frequency of 400 kHz, in the ACK non-return mode and using
the addressing format is shown below.
1 Set a slave address in the high-order 7 bits of the I2C address
register (address 00F716) and “0” in the RBW bit.
2 Set the no ACK clock mode and SCL = 400 kHz by setting “2516”
in the I2C clock control register (address 00FA16).
3 Set “1016” in the I2C status register (address 00F816) and hold
the SCL at the “H” level.
4 Set a communication enable status by setting “4816” in the I2C
control register (address 00F916).
5 When a START condition is received, an address comparison is
made.
6 When all transmitted addresses are “0” (general call)
AD0 of the I2C status register (address 00F816) is set to “1” and
an interrupt request signal occurs.
When the transmitted addresses match the address set in 1
ASS of the I2C status register (address 00F816) is set to “1” and
an interrupt request signal occurs.
In the cases other than the above
AD0 and AAS of the I2C status register (address 00F816) are
set to “0” and no interrupt request signal occurs.
7 Set dummy data in the I2C data shift register (address 00F616).
8 When receiving control data of more than 1 byte, repeat step 7.
9 When a STOP condition is detected, the communication ends.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37271EF-XXXSP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP52 |
| M37477M4-XXXFP | 8-BIT, MROM, MICROCONTROLLER, PDSO32 |
| M37478E8-XXXSP | 8-BIT, OTPROM, MICROCONTROLLER, PDIP42 |
| M37478M4-XXXFP | 8-BIT, MROM, MICROCONTROLLER, PQFP56 |
| M37477E8-XXXSP | 8-BIT, OTPROM, MICROCONTROLLER, PDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37272 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37272E8FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37272E8SP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37272EF8FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37272EF8SP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。