![](http://datasheet.mmic.net.cn/120000/M37753S4CFP_datasheet_3558841/M37753S4CFP_6.png)
MITSUBISHI MICROCOMPUTERS
M37753M8C-XXXFP, M37753M8C-XXXHP
M37753S4CFP, M37753S4CHP
6
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
BASIC FUNCTION BLOCKS
The M37753M8C-XXXFP and M37753M8C-XXXHP contain the fol-
lowing devices on single chips: ROM, RAM, CPU, bus interface unit,
timers, UART, A-D converter, D-A converter, I/O ports, clock gener-
ating circuit and others. Each of these devices is described below.
MEMORY
The memory map is shown in Figure 1. The address space is 16
Mbytes from addresses 016 to FFFFFF16. The address space is di-
vided into 64-Kbyte units called banks. The banks are numbered
from 016 to FF16.
Internal ROM, internal RAM, and control registers for internal periph-
eral devices are assigned to bank 016.
The 60-Kbyte area from addresses 100016 to FFFF16 is the internal
ROM.
Addresses FFD216 to FFFF16 are the RESET and interrupt vector
addresses and contain the interrupt vectors. Refer to the section on
interrupts for details.
The 2048-byte area from addresses 8016 to 87F16 contains the in-
ternal RAM. In addition to storing data, the RAM is used as stack dur-
ing a subroutine call, or interrupts.
Assigned to addresses 016 to 7F16 are peripheral devices such as
I/O ports, A-D converter, D-A converter, UART, timer, and interrupt
control registers.
Additionally the internal ROM area can be modified by software.
Refer to the section on ROM area modification function for details.
A 256-byte direct page area can be allocated anywhere in bank 016
using the direct page register DPR. In direct page addressing mode,
the memory in the direct page area can be accessed with two words
thus reducing program steps.
Note: Internal ROM area can be modified. (Refer to the section on ROM area modification function.)
00000016
00007F16
00087F16
00FFFF16
00FFFE16
00FFD216
00008016
00FFFF16
Bank 016
Bank 116
01000016
01FFFF16
FF000016
FFFFFF16
Internal RAM
2048 bytes
Peripherai devices
control registers
Interrupt vector table
A–D
INT3
UART1 transmit
UART1 receive
UART0 transmit
UART0 receive
Timer B2
Timer B1
Timer B0
Timer A4
Timer A3
Timer A2
Timer A1
Timer A0
INT2
Watchdog timer
BRK instruction
Zero divide
see Fig. 2 for
further information
INT1
INT0
DBC
RESET
Bank FF16
Internal ROM
60 Kbytes
00100016
FE000016
FEFFFF16
Bank FE16
00007F16
INT4
Fig. 1 Memory map