參數(shù)資料
型號(hào): M38039FFLKP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PQFP64
封裝: 14 X 14 MM, 0.80 MM PITCH, PLASTIC, LQFP-64
文件頁(yè)數(shù): 38/119頁(yè)
文件大?。?/td> 2127K
代理商: M38039FFLKP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)當(dāng)前第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)
Rev.1.01
Jan 25, 2008
Page 25 of 117
REJ03B0212-0101
3803 Group (Spec.L)
INTERRUPTS
The 3803 group (Spec.L) interrupts are vector interrupts with a
fixed priority scheme, and generated by 16 sources among 21
sources: 8 external, 12 internal, and 1 software.
The interrupt sources, vector addresses(1), and interrupt priority
are shown in Table 8.
Each interrupt except the BRK instruction interrupt has the
interrupt request bit and the interrupt enable bit. These bits and
the interrupt disable flag (I flag) control the acceptance of
interrupt requests. Figure 20 shows an interrupt control diagram.
An interrupt requests is accepted when all of the following
conditions are satisfied:
Interrupt disable flag.................................“0”
Interrupt request bit...................................“1”
Interrupt enable bit....................................“1”
Though the interrupt priority is determined by hardware, priority
processing can be performed by software using the above bits
and flag.
NOTES:
1. Vector addresses contain interrupt jump destination addresses.
2. Reset function in the same way as an interrupt with the highest priority.
Table 8
Interrupt vector addresses and priority
Interrupt Source
Priority
Vector
Addresses(1)
Interrupt Request Generating
Conditions
Remarks
High
Low
Reset(2)
1FFFD16
FFFC16
At reset
Non-maskable
INT0
2FFFB16
FFFA16
At detection of either rising or falling
edge of INT0 input
External interrupt
(active edge selectable)
Timer Z
At timer Z underflow
INT1
3
FFF916
FFF816
At detection of either rising or falling
edge of INT1 input
External interrupt
(active edge selectable)
Serial I/O1 reception
4
FFF716
FFF616
At completion of serial I/O1 data
reception
Valid when serial I/O1 is selected
Serial I/O1
transmission
5
FFF516
FFF416
At completion of serial I/O1
transmission shift or when
transmission buffer is empty
Valid when serial I/O1 is selected
Timer X
6
FFF316
FFF216
At timer X underflow
Timer Y
7
FFF116
FFF016
At timer Y underflow
Timer 1
8
FFEF16
FFEE16
At timer 1 underflow
STP release timer underflow
Timer 2
9
FFED16
FFEC16
At timer 2 underflow
CNTR0
10
FFEB16
FFEA16
At detection of either rising or falling
edge of CNTR0 input
External interrupt
(active edge selectable)
CNTR1
11
FFE916
FFE816
At detection of either rising or falling
edge of CNTR1 input
External interrupt
(active edge selectable)
Serial I/O3 reception
At completion of serial I/O3 data
reception
Valid when serial I/O3 is selected
Serial I/O2
12
FFE716
FFE616
At completion of serial I/O2 data
transmission or reception
Valid when serial I/O2 is selected
Timer Z
At timer Z underflow
INT2
13
FFE516
FFE416
At detection of either rising or falling
edge of INT2 input
External interrupt
(active edge selectable)
INT3
14
FFE316
FFE216
At detection of either rising or falling
edge of INT3 input
External interrupt
(active edge selectable)
INT4
15
FFE116
FFE016
At detection of either rising or falling
edge of INT4 input
External interrupt
(active edge selectable)
CNTR2
At detection of either rising or falling
edge of CNTR2 input
External interrupt
(active edge selectable)
A/D conversion
16
FFDF16
FFDE16
At completion of A/D conversion
Serial I/O3
transmission
At completion of serial I/O3
transmission shift or when
transmission buffer is empty
Valid when serial I/O3 is selected
BRK instruction
17
FFDD16
FFDC16
At BRK instruction execution
Non-maskable software interrupt
相關(guān)PDF資料
PDF描述
M38049FFLWG 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PBGA64
M38102M5-XXXSP 8-BIT, MROM, 4.19 MHz, MICROCONTROLLER, PDIP64
M38103M6-XXXFP 8-BIT, MROM, 4.19 MHz, MICROCONTROLLER, PQFP64
M38103M6-XXXSP 8-BIT, MROM, 4.19 MHz, MICROCONTROLLER, PDIP64
M38114E8HFP 8-BIT, OTPROM, 4.19 MHz, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M38039FFLKP#U0 制造商:Renesas 功能描述:MCU 8-bit 740 CISC 60KB Flash 3.3V/5V 64-Pin LQFP Tray
M38039FFLKPU0 制造商:Renesas Electronics Corporation 功能描述:8bit MCU,3803,61K ProgROM,2K RAM,LQFP64
M38039FFSP 制造商:Mitsubishi Electric 功能描述:8-BIT, FLASH, 8.4 MHz, MICROCONTROLLER, PDIP64
M38039G4HHP#U0 功能描述:IC 740/3803 MCU QZROM 64LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI,I²C,UART/USART 外圍設(shè)備:POR,PWM,WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC(J 形引線) 包裝:帶卷 (TR)
M38039G4HKP#U0 功能描述:IC 3803 MCU ROMLESS 64LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI,I²C,UART/USART 外圍設(shè)備:POR,PWM,WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC(J 形引線) 包裝:帶卷 (TR)