參數(shù)資料
型號: M38049FFHHP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 8.4 MHz, MICROCONTROLLER, PQFP64
封裝: 10 X 10 MM, 0.50 MM PITCH, PLASTIC, LQFP-64
文件頁數(shù): 81/116頁
文件大?。?/td> 1261K
代理商: M38049FFHHP
Rev.1.01
Jan 25, 2005
page 67 of 114
REJ03B0131-0101Z
3804 Group (Spec. H)
[I2C START/STOP Condition Control Register
(S2D)] 001616
The I2C START/STOP condition control register (S2D: address
001616) controls START/STOP condition detection.
Bits 0 to 4: START/STOP condition set bits (SSC4–SSC0)
SCL release time, setup time, and hold time change the detection
condition by value of the main clock divide ratio selection bit and
the oscillation frequency f(XIN) because these time are measured
by the internal system clock. Accordingly, set the proper value to
the START/STOP condition set bits (SSC4 to SSC0) in considered
of the system clock frequency. Refer to Table 11.
Do not set “000002” or an odd number to the START/STOP condi-
tion set bits (SSC4 to SSC0).
Refer to Table 12, the recommended set value to START/STOP
condition set bits (SSC4–SSC0) for each oscillation frequency.
Bit 5: SCL/SDA interrupt pin polarity selection bit (SIP)
An interrupt can occur when detecting the falling or rising edge of
the SCL or SDA pin. This bit selects the polarity of the SCL or SDA
pin interrupt pin.
Bit 6: SCL/SDA interrupt pin selection bit (SIS)
This bit selects the pin of which interrupt becomes valid between
the SCL pin and the SDA pin.
Note: When changing the setting of the SCL/SDA interrupt pin polarity se-
lection bit, the SCL/SDA interrupt pin selection bit, or the I2C-BUS
interface enable bit ES0, the SCL/SDA interrupt request bit may be
set. When selecting the SCL/SDA interrupt source, disable the inter-
rupt before the SCL/SDA interrupt pin polarity selection bit, the SCL/
SDA interrupt pin selection bit, or the I2C-BUS interface enable bit
ES0 is set. Reset the request bit to “0” after setting these bits, and
enable the interrupt.
START/STOP
condition
control register
Oscillation
frequency
f(XIN) (MHz)
Fig. 66 Structure of I2C START/STOP condition control register
Note: Do not set an odd number to the START/STOP condition set bits (SSC4 to SSC0) and “000002”.
Table 12 Recommended set value to START/STOP condition set bits (SSC4–SSC0) for each oscillation frequency
Main clock
divide ratio
Internal
clock
φ
(MHz)
SCL release time
(
s)
Setup time
(
s)
Hold time
(
s)
8
4
2
8
2
XXX11010
XXX11000
XXX00100
XXX01100
XXX01010
XXX00100
3.5
s (14 cycles)
3.25
s (13 cycles)
3.0
s (3 cycles)
3.5
s (7 cycles)
3.0
s (6 cycles)
3.0
s (3 cycles)
6.75
s (27 cycles)
6.25
s (25 cycles)
5.0
s (5 cycles)
6.5
s (13 cycles)
5.5
s (11 cycles)
5.0
s (5 cycles)
3.25
s (13 cycles)
3.0
s (12 cycles)
2.0
s (2 cycles)
3.0
s (6 cycles)
2.5
s (5 cycles)
2.0
s (2 cycles)
4
1
2
1
b7b0
I2C START/STOP condition
control register
START/STOP condition set bits
SCL/SDA interrupt pin polarity
selection bit
0 :Falling edge active
1 :Rising edge active
SCL/SDA interrupt pin selection bit
0 :SDA valid
1 :SCL valid
Not used
(Fix this bit to “0”.)
SIS SIP SSC4SSC3SSC2SSC1SSC0
(S2D : address 001616)
相關(guān)PDF資料
PDF描述
M38049FFHKP 8-BIT, FLASH, 8.4 MHz, MICROCONTROLLER, PQFP64
M38062E6FP 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP80
M38062E3-XXXFP 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP80
M38062E6-XXXFP 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP80
M38062M6-XXXFP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M38049FFLHP#U0 制造商:Renesas Electronics Corporation 功能描述:
M38049RLSS 功能描述:DEV EMULATOR CHIP RAM 2KB 64SDIP RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 內(nèi)電路編程器、仿真器以及調(diào)試器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 19/Jul/2010 標準包裝:1 系列:* 類型:* 適用于相關(guān)產(chǎn)品:* 所含物品:*
M3806 功能描述:電纜固定件和配件 LTSCG 625 BLACK RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強度:
M3806 BK001 制造商:Alpha Wire Company 功能描述:CBL 8COND 18AWG BLK 1000'
M3806 BK002 制造商:Alpha Wire Company 功能描述:CBL 8COND 18AWG BLK 500'