- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370930 > M38270E4MXXXFP (Mitsubishi Electric Corporation) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號(hào)： | M38270E4MXXXFP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片8位CMOS微機(jī) |
| 文件頁(yè)數(shù)： | 11/70頁(yè) |
| 文件大小： | 1112K |
| 代理商： | M38270E4MXXXFP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
11
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
3827 Group
I/O PORTS
Direction Registers
The I/O ports have direction registers which determine the input/
output direction of each individual pin. (P0
0
–P0
7
and P1
0
–P1
5
use
bit 0 of port P0, P1 direction registers respectively.)
When “1” is written to that bit, that pin becomes an output pin.
When “0” is written to the bit corresponding to a pin, that pin be-
comes an input pin.
If data is read from a pin set to output, the value of the port output
latch is read, not the value of the pin itself. Pins set to input are
floating and the value of that pin can be read. If a pin set to input
is written to, only the port output latch is written to and the pin re-
mains floating.
Port P3 Output Control Register
Bit 0 of the port P3 output control register (address 0007
16
) en-
ables control of the output of ports P3
0
to P3
7
.
When the bit is set to “1”, the port output function is valid.
When resetting, bit 0 of the port P3 output control register is set to
“0” (the port output function is invalid.) and ports P3
0
to P3
7
are
pulled up.
Pull-up Control
By setting the PULL register A (address 0016
16
) or the PULL reg-
ister B (address 0017
16
), ports P0 to P6 can control pull-up with a
program.
However, the contents of PULL register A and PULL register B do
not affect ports programmed as the output ports.
The PULL register A setting is invalid for pins set to segment out-
put on the segment output enable register.
Fig. 9 Structure of PULL register A and PULL register B
P0
0
,
P
0
1
pull-up
P0
2
,
P0
3
pull-up
P0
4
–P0
7
pull-up
P1
0
–P1
3
pull-up
P1
4
,
P1
5
pull-up
P1
6
,
P1
7
pull-up
P2
0
–P2
3
pull-up
P2
4
–P2
7
pull-up
PULL register A
(PULLA : address 0016
16
)
b7
b0
P4
1
–P4
3
pull-up
P4
4
–P4
7
pull-up
P5
0
–P5
3
pull-up
P5
4
–P5
7
pull-up
P6
0
–P6
3
pull-up
P6
4
–P6
7
pull-up
Not used (return “0” when read)
0 : No pull-up
1 : Pull-up
PULL register B
(PULLB : address 0017
16
)
b7
b0
Note :
The contents of PULL register A and PULL register B
do not affect ports programmed as the output port.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38270E4MXXXFS | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38270E4MXXXGP | Advanced LinCMOS(TM) Rail-to-Rail Output Wide-Input-Voltage Dual Operational Amplifier 20-LCCC -55 to 125 |
| M38270E4MXXXHP | Advanced LinCMOS(TM) Rail-to-Rail Output Wide-Input-Voltage Dual Operational Amplifier 8-CDIP -55 to 125 |
| M38270E5MXXXFP | Advanced LinCMOS(TM) Rail-to-Rail Output Wide-Input-Voltage Dual Operational Amplifier 10-CFP -55 to 125 |
| M38270E5MXXXFS | Rail-to-Rail Output Wide-Input-Voltage Quad Op Amp 14-SOIC 0 to 70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M3828 BK001 | 制造商:Alpha Wire Company 功能描述:CBL 3COND 16AWG BLK 1000' |
| M3828 BK002 | 制造商:Alpha Wire Company 功能描述:CBL 3COND 16AWG BLK 500' |
| M3828 BK005 | 制造商:Alpha Wire Company 功能描述:CBL 3COND 16AWG BLK 100' |
| M3828 BK199 | 制造商:Alpha Wire Company 功能描述:CBL 3COND 16AWG BLK 3000=3000' |
| M3829 BK001 | 制造商:Alpha Wire Company 功能描述:CBL 4COND 16AWG BLK 1000' |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。