- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370934 > M38273E5MXXXGP (Mitsubishi Electric Corporation) Dual Low-Power, Rail-to-Rail Input/Output Operational Amplifier 8-CDIP -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | M38273E5MXXXGP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | Dual Low-Power, Rail-to-Rail Input/Output Operational Amplifier 8-CDIP -55 to 125 |
| 中文描述： | 單芯片8位CMOS微機 |
| 文件頁數(shù)： | 28/70頁 |
| 文件大?。?/td> | 1112K |
| 代理商： | M38273E5MXXXGP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
28
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
3827 Group
MITSUBISHI MICROCOMPUTERS
Fig. 25 Structure of serial I/O1 control registers
BRG count source selection bit (CSS)
0: f(X
IN
) (f(X
CIN
) in low-speed mode)
1: f(X
IN
)/4 (f(X
CIN
)/4 in low-speed mode)
Serial I/O1 synchronous clock selection bit (SCS)
0: BRG output divided by 4 when clock synchronous serial
I/O is selected.
BRG output divided by 16 when UART is selected.
1: External clock input when clock synchronous serial I/O is
selected.
External clock input divided by 16 when UART is selected.
S
RDY1
output enable bit (SRDY)
0: P4
7
pin operates as ordinary I/O pin.
1: P4
7
pin operates as S
RDY1
output pin.
Transmit interrupt source selection bit (TIC)
0: Interrupt when transmit buffer has emptied
1: Interrupt when transmit shift operation is completed
Transmit enable bit (TE)
0: Transmit disabled
1: Transmit enabled
Receive enable bit (RE)
0: Receive disabled
1: Receive enabled
Serial I/O1 mode selection bit (SIOM)
0: Asynchronous serial I/O (UART)
1: Clock synchronous serial I/O
Serial I/O1 enable bit (SIOE)
0: Serial I/O1 disabled
(pins P4
4
–P4
7
operate as ordinary I/O pins)
1: Serial I/O1 enabled
(pins P4
4
–P4
7
operate as serial I/O pins)
Serial I/O1 control register
(SIO1CON : address 001A
16
)
b7
b0
Transmit buffer empty flag (TBE)
0: Buffer full
1: Buffer empty
Receive buffer full flag (RBF)
0: Buffer empty
1: Buffer full
Transmit shift register shift completion flag (TSC)
0: Transmit shift in progress
1: Transmit shift completed
Overrun error flag (OE)
0: No error
1: Overrun error
Parity error flag (PE)
0: No error
1: Parity error
Framing error flag (FE)
0: No error
1: Framing error
Summing error flag (SE)
0: OE U PE U FE =0
1: OE U PE U FE =1
Not used (returns “1” when read)
Serial I/O1 status register
(SIO1STS : address 0019
16
)
b7
b0
UART control register
(UARTCON : address 001B
16
)
Character length selection bit (CHAS)
0: 8 bits
1: 7 bits
Parity enable bit (PARE)
0: Parity checking disabled
1: Parity checking enabled
Parity selection bit (PARS)
0: Even parity
1: Odd parity
Stop bit length selection bit (STPS)
0: 1 stop bit
1: 2 stop bits
P4
5
/T
X
D P-channel output disable bit (POFF)
0: CMOS output (in output mode)
1: N-channel open-drain output (in output mode)
Not used (return “1” when read)
b7
b0
相關PDF資料 |
PDF描述 |
|---|---|
| M38273E5MXXXHP | Dual Low-Power, Rail-to-Rail Input/Output Operational Amplifier 20-LCCC -55 to 125 |
| M38273E6MXXXFP | Dual Low-Power, Rail-to-Rail Input/Output Operational Amplifier 8-CDIP -55 to 125 |
| M38273E6MXXXFS | Dual Low-Power, Rail-to-Rail Input/Output Operational Amplifier 8-CDIP -55 to 125 |
| M38273E6MXXXGP | Dual Low-Power, Rail-to-Rail Input/Output Operational Amplifier 10-CFP -55 to 125 |
| M38273E6MXXXHP | Dual Low-Power, Rail-to-Rail Input/Output Operational Amplifier w/Shutdown 14-SOIC 0 to 70 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M3828 BK001 | 制造商:Alpha Wire Company 功能描述:CBL 3COND 16AWG BLK 1000' |
| M3828 BK002 | 制造商:Alpha Wire Company 功能描述:CBL 3COND 16AWG BLK 500' |
| M3828 BK005 | 制造商:Alpha Wire Company 功能描述:CBL 3COND 16AWG BLK 100' |
| M3828 BK199 | 制造商:Alpha Wire Company 功能描述:CBL 3COND 16AWG BLK 3000=3000' |
| M3829 BK001 | 制造商:Alpha Wire Company 功能描述:CBL 4COND 16AWG BLK 1000' |
發(fā)布緊急采購，3分鐘左右您將得到回復。