參數(shù)資料
型號(hào): M38513M4-C56FP
廠商: Mitsubishi Electric Corporation
英文描述: Hook-Up Wire; Conductor Size AWG:28; No. Strands x Strand Size:7 x 36; Jacket Color:Red; Approval Bodies:UL, CSA; Approval Categories:UL AWM Style 1061; CSA AWM; Conductor Material:Copper; Jacket Material:Polyvinylchloride (PVC) RoHS Compliant: Yes
中文描述: 單芯片8位CMOS微機(jī)
文件頁(yè)數(shù): 24/61頁(yè)
文件大?。?/td> 904K
代理商: M38513M4-C56FP
24
3851 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
Bit 4: SCL pin low hold bit (PIN)
This bit generates an interrupt request signal. Each time 1-byte
data is transmitted, the PIN bit changes from “1” to “0.” At the
same time, an interrupt request signal occurs to the CPU. The PIN
bit is set to “0” in synchronization with a falling of the last clock (in-
cluding the ACK clock) of an internal clock and an interrupt
request signal occurs in synchronization with a falling of the PIN
bit. When the PIN bit is “0,” the SCL is kept in the “0” state and
clock generation is disabled. Figure 25 shows an interrupt request
signal generating timing chart.
The PIN bit is set to “1” in one of the following conditions:
Executing a write instruction to the I
2
C data shift register (ad-
dress 002B
16
). (This is the only condition which the prohibition of
the internal clock is released and data can be communicated ex-
cept for the start condition detection.)
When the ES0 bit is “0”
At reset
When writing “1” to the PIN bit by software
The conditions in which the PIN bit is set to “0” are shown below:
Immediately after completion of 1-byte data transmission (includ-
ing when arbitration lost is detected)
Immediately after completion of 1-byte data reception
In the slave reception mode, with ALS = “0” and immediately af-
ter completion of slave address agreement or general call
address reception
In the slave reception mode, with ALS = “1” and immediately af-
ter completion of address data reception
Bit 5: Bus busy flag (BB)
This bit indicates the status of use of the bus system. When this bit
is set to “0,” this bus system is not busy and a START condition
can be generated. The BB flag is set/reset by the SCL, SDA pins
input signal regardless of master/slave. This flag is set to “1” by
detecting the start condition, and is set to “0” by detecting the stop
condition. The condition of these detecting is set by the start/stop
condition setting bits (SSC4–SSC0) of the I
2
C start/stop condition
control register (address 0030
16
). When the ES0 bit of the I
2
C
control register (address 002E
16
) is “0” or reset, the BB flag is set
to “0.”
For the writing function to the BB flag, refer to the sections
“START Condition Generating Method” and “STOP Condition Gen-
erating Method” described later.
[I
2
C Status Register (S1)] 002D
16
The I
2
C status register (address 002D
16
) controls the I
2
C-BUS in-
terface status. The low-order 4 bits are read-only bits and the
high-order 4 bits can be read out and written to.
Set “0000
2
” to the low-order 4 bits, because these bits become the
reserved bits at writing.
Bit 0: Last receive bit (LRB)
This bit stores the last bit value of received data and can also be
used for ACK receive confirmation. If ACK is returned when an
ACK clock occurs, the LRB bit is set to “0.” If ACK is not returned,
this bit is set to “1.” Except in the ACK mode, the last bit value of
received data is input. The state of this bit is changed from “1” to
“0” by executing a write instruction to the I
2
C data shift register
(address 002B
16
).
Bit 1: General call detecting flag (AD0)
When the ALS bit is “0”, this bit is set to “1” when a general call
8
whose address data is all “0” is received in the slave mode. By a
general call of the master device, every slave device receives con-
trol data after the general call. The AD0 bit is set to “0” by
detecting the STOP condition or START condition, or reset.
8
General call: The master transmits the general call address “00
16
” to all
slaves.
Bit 2: Slave address comparison flag (AAS)
This flag indicates a comparison result of address data when the
ALS bit is “0”.
In the slave receive mode, when the 7-bit addressing format is
selected, this bit is set to “1” in one of the following conditions:
The address data immediately after occurrence of a START
condition agrees with the slave address stored in the high-or-
der 7 bits of the I
2
C address register (address 002C
16
).
A general call is received.
In the slave receive mode, when the 10-bit addressing format is
selected, this bit is set to “1” with the following condition:
When the address data is compared with the I
2
C address reg-
ister (8 bits consisting of slave address and RBW bit), the first
bytes agree.
This bit is set to “0” by executing a write instruction to the I
2
C
data shift register (address 002B
16
) when ES0 is set to “1” or
reset.
Bit 3: Arbitration lost
8
detecting flag (AL)
In the master transmission mode, when the SDA is made “L” by
any other device, arbitration is judged to have been lost, so that
this bit is set to “1.” At the same time, the TRX bit is set to “0,” so
that immediately after transmission of the byte whose arbitration
was lost is completed, the MST bit is set to “0.” The arbitration lost
can be detected only in the master transmission mode. When ar-
bitration is lost during slave address transmission, the TRX bit is
set to “0” and the reception mode is set. Consequently, it becomes
possible to detect the agreement of its own slave address and ad-
dress data transmitted by another master device.
8
Arbitration lost :The status in which communication as a master is dis-
abled.
相關(guān)PDF資料
PDF描述
M3851 Single Chip 8 Bits Microcomputer(8位單片機(jī))
M38512M4 SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M388504E6SP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M388504E6SS SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M3850 Single Chip 8 Bits Microcomputer(8位單片機(jī))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M38514E6FP 制造商:Renesas Electronics Corporation 功能描述:SLIM740 OTP 24K/640B RAM, W/A-D, I2C, L - Rail/Tube
M38514E6SP 制造商:Renesas Electronics Corporation 功能描述:SLIM740 OTP 24K/640B RAM, W/A-D, I2C, L - Rail/Tube
M38517T-ADS 功能描述:DEV TMP TRGT BRD FOR M38517RSS & RoHS:否 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 配件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 附件類(lèi)型:適配器板 適用于相關(guān)產(chǎn)品:RCB230,RCB231,RCB212 配用:26790D-ND - RCB BREAKOUT BOARD RS232 CABLE
M38517T-PAC 功能描述:DEV SIMPLE TOOL EMULATOR FOR M38 RoHS:否 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 內(nèi)電路編程器、仿真器以及調(diào)試器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 19/Jul/2010 標(biāo)準(zhǔn)包裝:1 系列:* 類(lèi)型:* 適用于相關(guān)產(chǎn)品:* 所含物品:*
M3852 BK001 制造商:Alpha Wire 功能描述:CBL 8COND 14AWG BLK 1000'