參數(shù)資料
型號： M38867M8A-XXXHP
廠商： Mitsubishi Electric Corporation
英文描述： SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
中文描述： 單芯片8位CMOS微機
文件頁數(shù)： 49/110頁
文件大?。?/td> 1601K
代理商： M38867M8A-XXXHP
49
3886 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
Example of Master Transmission
An example of master transmission in the standard clock mode, at
the S
CL
frequency of 100 kHz and in the ACK return mode is
shown below.
Set a slave address in the high-order 7 bits of the I
2
C address
register (address 0013
16
) and “0” into the RBW bit.
Set the ACK return mode and S
CL
= 100 kHz by setting “85
16
” in
the I
2
C clock control register (address 0016
16
).
Set “00
16
” in the I
2
C status register (address 0014
16
) so that
transmission/reception mode can become initializing condition.
Set a communication enable status by setting “08
16
” in the I
2
C
control register (address 0015
16
).
Confirm the bus free condition by the BB flag of the I
2
C status
register (address 0014
16
).
Set the address data of the destination of transmission in the
high-order 7 bits of the I
2
C data shift register (address 0012
16
)
and set “0” in the least significant bit.
Set “F0
16
” in the I
2
C status register (address 0014
16
) to gener-
ate a START condition. At this time, an S
CL
for 1 byte and an
ACK clock automatically occur.
Set transmit data in the I
2
C data shift register (address 0012
16
).
At this time, an S
CL
and an ACK clock automatically occur.
When transmitting control data of more than 1 byte, repeat step
.
Set “D0
16
” in the I
2
C status register (address 0014
16
) to gener-
ate a STOP condition if ACK is not returned from slave
reception side or transmission ends.
Example of Slave Reception
An example of slave reception in the high-speed clock mode, at
the S
CL
frequency of 400 kHz, in the ACK non-return mode and
using the addressing format is shown below.
Set a slave address in the high-order 7 bits of the I
2
C address
register (address 0013
16
) and “0” in the RBW bit.
Set the no ACK clock mode and S
CL
= 400 kHz by setting “25
16
”
in the I
2
C clock control register (address 0016
16
).
Set “00
16
” in the I
2
C status register (address 0014
16
) so that
transmission/reception mode can become initializing condition.
Set a communication enable status by setting “08
16
” in the I
2
C
control register (address 0015
16
).
When a START condition is received, an address comparison is
performed.
When all transmitted addresses are “0” (general call):
AD0 of the I
2
C status register (address 0014
16
) is set to “1”
and an interrupt request signal occurs.
When the transmitted addresses agree with the address set
in
:
ASS of the I
2
C status register (address 0014
16
) is set to “1”
and an interrupt request signal occurs.
In the cases other than the above AD0 and AAS of the I
2
C sta-
tus register (address 0014
16
) are set to “0” and no interrupt
request signal occurs.
Set dummy data in the I
2
C data shift register (address 0012
16
).
When receiving control data of more than 1 byte, repeat step
.
When a STOP condition is detected, the communication ends.
I
Precautions when using multi-master I
2
C-
BUS interface
(1) Read-modify-write instruction
The precautions when the read-modify-write instruction such as
SEB, CLB etc. is executed for each register of the multi-master
I
2
C-BUS interface are described below.
I
2
C data shift register (S0: address 0012
16
)
When executing the read-modify-write instruction for this regis-
ter during transfer, data may become a value not intended.
I
2
C address register (S0D: address 0013
16
)
When the read-modify-write instruction is executed for this regis-
ter at detecting the STOP condition, data may become a value
not intended. It is because H/W changes the read/write bit
(RBW) at the above timing.
I
2
C status register (S1: address 0014
16
)
Do not execute the read-modify-write instruction for this register
because all bits of this register are changed by H/W.
I
2
C control register (S1D: address 0015
16
)
When the read-modify-write instruction is executed for this regis-
ter at detecting the START condition or at completing the byte
transfer, data may become a value not intended. Because H/W
changes the bit counter (BC0-BC2) at the above timing.
I
2
C clock control register (S2: address 0016
16
)
The read-modify-write instruction can be executed for this regis-
ter.
I
2
C START/STOP condition control register (S2D: address
0017
16
)
The read-modify-write instruction can be executed for this regis-
ter.
相關(guān)PDF資料
PDF描述
M38869FFAGP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38867M8A SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38867M8A-010HP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38867M8A-011HP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38869MCA-XXXGP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M38867M8-XXXHP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38867M9-XXXHP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38867MA-XXXHP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38867MB-XXXHP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38867MC-XXXHP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*